

(19)
(12)

(KR)
(B1)

(51) 。 Int. Cl. 6
G11C 11/409
G11C 29/00

(45)
(11)
(24)

2003 02 07
10 - 0371425
2003 01 24

(21) 10 - 1999 - 0010204
(22) 1999 03 25

(65) 2000 - 0022606
(43) 2000 04 25

(30) 98 - 269719 1998 09 24 (JP)
98 - 287992 1998 10 09 (JP)
98 - 336708 1998 11 27 (JP)

(73) 가 가
가 가 가 가 4 1 - 1

(72) 가 가 가 가 4 - 1 - 1 가 가
가 가 가 가 4 - 1 - 1 가 가

(74)

:

(54)

SDRAM

I/O DDR / SDR (22) 가 , (28)가 , DDR SDR (14),

1						
1	1					
2	1					
3	1					
4	1				/	
5	1			DDR		
6	1			SDR		
7	1					
8	1					
9	1					
10	1				1/2	
11	1					
12	1					
13	1					
14a	14b	1				DDR SD
R						
15	1					
16	1					
17	1				A0	

18	1		A1	.
19	1		A2	.
20	1			
21		2		
22		2		
23	2			(1).
24	2			(2).
25	2		DDR	.
26	2		SDR	.
27	2			
28	2			(1).
29	2			(2).
30	2		†	(3).
31	2		DDR	.
32	2		SDR	.
33	2			
34	2			.

<

1 : SDRAM

2 :

4 :

6 :

8 :

- 10 :
- 12 : /
- 14 :
- 16 :
- 18 :
- 20 : /
- 22 : I/O /
- 24, 26 :
- 28 :
- 30, 32 :
- 34 :

DRAM(Synchronous Dynamic Random Access Memory: SDRAM)

DRAM ()
 가 , , PC (MPU) , PC
 DRAM
 (rising edge) / SDRAM (falling edge)
 가 (CLK) SDRAM (,) SDRAM
 9 - 167451 10 - 22257) . DDR SDRAM
 가 (, 'SDR ') SDRA
 M 2 , SDRAM

(IC) 가 .
 (救濟)가
 , SDRAM (CLK) , SDRAM
 가 SDRAM

, DDR SDRAM SDR SDRAM 가 .
 , / , DDR SDRAM SDRAM 2 /
 , DDR
 가 DDR DDR SDRAM SDRAM 가 가 ,
 SDRAM SDRAM , DDR SDRAM

, SDRAM DDR 1 1 . SDRAM
 2 1 , 1 2
 1/2 1 2

21
 . 22
 SDRAM , 21(a) 22(a) DDR
 , 21(b) 22(b) 가
 DDR SDRAM

21(a) , DDR SDRAM DDR
 (T=2t) () CLK DDR SDRAM () clk 가 2
 2 (STB) 2 , CAS CLK 1
 5 (CL=1.5) 가 8 (BL=8: 8 가), 1.
 (active state) 13 clk

, 22(a) , DDR SDRAM DDR
 , clk 가 2 (T=2t) CLK
 8 , CLK 1 2 , 13 clk()
 가 ,

가
 ,
 1/2
 ,
 2 가
 ,
 가 .

DDR , SDRAM
 DDR SDRAM
 CLK ,

가 , 가
 ,
 clk 1/2 ,
 ,
 ,
 ,
 가

가
 가

가

,
 2
 ,
 1 2 ,
 , 1

2
 ,
 가
 가 .

가,

SDRAM
 가 .

, 2
 , 가 50% 1 1/2
 가 .

, 1
 , 2 () 2 2
 1 , 2

, , 1 1 2
 2 , 1 2 , 1
 , 1 2 , 2
 1 2 가 1 2
 가, (column
 address) (count up)
 , 1 2 1 2
 2 , 1 2 1 2
 (分周器) (分周) , 1
 , 1 2 , 1
 2
 , 1 2 가
 가 가 1 2
 가 , 1 2
 , 2 1
 , 2 가
 1 가

가 , 1 2 가 , 1 가 , 2 가 / 가 , 1 가 , 1 , 2 , 2 , 1 가 , 1 , 2 가 , 1 2 , DDR , DDR SDR , DDR SDR , DDR SDR , DDR SDR , 가 가

1 RAM 1 SDRAM(1) 2 0 1 가 2 (0, 1) 1 SDRAM(1) 2 0 1 , 16 Mb SDRAM , 2)가 8 M

b DRAM 0 (row) (column) (2)가 () (2)

(4) (6) (10)

(8)가 (10) (12) (14)

가 WE (10) 가 (8) (10)

, SDRAM(1) (16), (18), / (20), I/O / (22), (24, 26), (28) (30, 32) . (16) CLK CLK0 ° CKE가 (16) CLK CLK180 °

(16) CLK180 ° CKE SDRAM(1) CLK0 ° (18), / SDRAM(1) (20) I/O / CKE (22) (16) CLK0 ° (34)

(18) /WE, /CS, /RAS, /CAS
 , "/" 가 (low) SDRAM(1) ()
 (24,26), (30), (28)

(18) AS, A11, "V", "n"
 CKE², /CAS, "H", "n-1" 1
 /CS², /WE, "L", "X", /R A0

, /RAS가 "H", A10가 "L", WRIT가 (14)
 CKE(n-1)가 "H", CKE(n)가 "X", /CAS가 "L", A11 "V", WRIT SDRAM(1)
 /CS가 "L", /WE가 "L", A0 A9가 "V", ()
 (24)(26) 0(1)

/ (20) A0 An(, n=11)
 (4), (28) (30, 32)
 A11가 0 1 DQM I/O / DQ0 DQn(/
 , n=15) / (22) I/O /
 (22) 0 1 / (2) 32 (12)
 , I/O / (22) / (34)

(24, 26) (18) ()
 (RAS, CAS, WE) WE 0 1 (14)
 (24)

(28) A0 A11 12 (, 1, 2, 4 8),
 (READ) ((, 1, 2 3))
 CAS , A0 A2
 , A3 , A4 A6 CAS

CLK - A (36) , (36)
 DQ (38) , CLK - B CLK - C (36) S1(=DQ) (36)
 / (38) , (36)
 (28) DDR 가 "H"(DDR) , / (38) CLK
 - B CLK - C S2 S3 0 (40, 42) S2
 (36) DQ (FIRST) , (40) S3
 (36) DQ (SECOND) , (42)
 , 0 (14) , (18) WE가 (2)
 4) DDR 가 , (16) CLK0° CLK180° WE가 (28) (28) DDR 가 "H" , (28)
 (14) WE1 WE2 CLK0° CLK180° "H" (40, 42)
 (40, 42) WE1 WE2가 "H" S2 (2) WE1
 DB0 /DB0 , S3 DB1 /DB1 가
 WE2가 "H" , 가
 , (28) DDR 가 "H" (DDR) ,
 (36) DQ (FIRST) DQ (SECOND) / (38)
 DQ (FIRST) DQ (SECOND) 2 가 (40 42)
 , (28) DDR 가 "L" (SDR) , CLK - B
 CLK - C "H" (34) S2
 S3 (36) CLK - A S2
 (28) DDR 가 "H" , S2 S3 DQ (FIRST) DQ
 (SECOND) S3 가 (28) DDR 가 "L" , S2
 S3 DQ (FIRST) (DQ (SECOND))가 , (40, 42) S2
 가
 , (28) DDR 가 "L" , (14) CLK0°
 (40, 42) WE1 WE2 "H" ,
 DDR 2 (40, 42) DB0 /DB0, DB1 /DB1 (2)
 가 SDRAM SDR
 가 SDR 2 DDR SDRAM
 가 SDR
 M , 1 , SDRAM
 , 3 1 SDRAM (34), / (38)
 (14) 4

(34) NAND (50, 52)가 WE가 , NAND (50) 2 (34) CLK0° 2
 3 - NAND (50, 52)가 WE가 , NAND (50) 2 (34) CLK0° 2
 CLK180° , WE DDR 가 , DDR (62) NAND (52)
 NAND (50) (56) 2 - NAND (54) (54)
 , NAND (52) (60) 2 - NAND (54)
 NAND (54) CLK - A I/O / (22) (36)
 (56) 2 - NOR (66) (58) (56) NOR (66) (58)
 가 , (60) (66) 2 - NOR (68) (60) N
 OR (68) (64) (64) 2 - NOR
 (66, 68) (62) 가 .
 NOR (66) (70) (70) CCLK - B
 I/O / (22) / (38) 가 , NOR (68)
 (72) , (72) CLK - C I/O / (22)
 / (38)
 (34) , DDR WE "H" , S
 DRAM(1) DDR , NAND (50) CLK
 0° 가 "H" "L" , CLK0° 가 "L" "H" , NAND ("H"
 52) CLK180° 가 "H" "L" , CLK180° 가 "L" ("H"
 가 . , CLK0° CLK180° 180° , NAND (50, 52)
 2 - NAND (54) CLK0° CLK180°
 CLK CLK - A가 .
 , NOR (66) (56) NAND (50) 가
 , NOR (66) (62) DDR "L" 가
 , CLK0° 가 NOR (66) , NOR (66) 가
 (58) CLK0° 가 .
 (極性) (70) CLK - B가 , (70) CLK0° 가 .
 가 , (62) NAND (52) 가 NOR (68)
 , NOR (68) (62) DDR "L" 가
 , CLK180° 가 , NOR (68)
 (64) CLK180° (72)
 (72) CLK - C가 . CLK180°

2) DDR 가 "H" WE가 "H" SDRAM(1) SDR (34) , DDR 가 "L" (state transition) "H" , 3 - NAND (50) , 3 - NAND (5) CLK0° (state transition) 가 , 3 - NAND (5) , DDR 가 "L" WE "H" , CLK180° CLK "H" , CLK0° , NAND (50, 52) NAND CLK - A NAND (50, 52) NAND

(56) NAND (50) NOR (66) (62) DDR "H" NOR (66) "L" (段) (70) "H" OR (68) , DDR 가 "L" , "H" CLK - B가 , CLK - C가 N

SDRAM(1) (34) 5 6 5 DDR 가 "H" SDRAM(1) (가 4) . 6 DDR 가 "L" (16) C CLK (16) CLK180° , CLK0° CLK180° CLK - A가 , CLK0° CLK - B가 , CLK18 0° CLK - C가 , SDR CLK - B CLK - C "H" CLK - A가 , CLK - B CLK -

LK - C가 (pad) (36) / (38) CLK - A가 (36) CLK - B C (36) (DQ)가 (DQ) S1 (38) (34) CLK - A (38) (36)

74) / (38) (84, 86) (82) S1 (74) S1 (80) / 가 n- MOSFET(76) , CLK - B (74) / 가 p- MOSFET(78) (74) CLK - B가 "H" , n- MOSFET(76) p- MOSFET(78) (74) 가 CLK - B가 "L" , n- MOSFET(76) p- MOSFET(78) SFET(96) (74) 가 (82) n- MOSFET(98) p- MO SFET(102) p- MOSFET(104) (94)가 (88) n- MOSFET(100)가 CLK - C

(94, 100) n-MOSFET(98,102) , CLK - C / 가 .
 , CLK - C (94, 100) p-MOSFET(96,104)
 (94, 100) 가 CLK - C가 "H" , (94, 100) 가

(108, 114) (94, 100) (108)
 2 (110, 112) , (82)
 (94) S3 . , (114)
 2 (116, 118) , (100) (88)
 S2 ..

(114) S2 0 (40) (108) S3
 (42) . DDR WE "H" , SDRAM(1) DDR ,
 / (38) 4 5 . , D0
 (36) , CLK - A . ,
 (導電) CLK - A D0 (82, 88) S1 CLK - B가 "H" , (74)

S1 / (36) D1가 CLK - A ,
 (74) (38) . , CLK - B "L" ,
 S1 (88) S1 D0 . , (82)
 S1 D0 D1

CLK - A (94,100)가 (導電) (88) CLK - C "H" , 2
 , S2 (40) , (82) D0 (114)
 , S3 (42) . (82) D1 (108)

, DDR 가 "H" , S2 S3 (94,100)가
 , S2 S3 (94, 100)가 CLK - C , S2 S3
 CLK - C .

5 , 8 , D0 D7 8 가 ,
 , 8 CLK D0 D8 CLK 4 CLK - A .
 , SDRAM(1) . , DDR

, / (38) , 가 2 - ,
 / (22) (, D0 D15 16) / (38) , I/O ,
 16 가 2 , 0 가

, DDR 가 / (38) DDR 가 "L" , SDRAM(1) SDR

L" , (36) , 4 6 , D0 , DDR 가 "
 , CLK - B CLK - C가 "H" , 가 ,
 (74, 94, 100) , D0 S1 (88 82)
 , (114, 108) , S3 (40, 42) .
 , DDR 가 "L" , S2 S3 CLK - A가 "H"
 .
 6 , 4 , 4 D0 D3가 ,
 가 CLK CLK 4 CLK - A , 4 D0 D3
 SDRAM(1) , SDR
 , 4 가 (14) , DDR (124) 2
 NAND (130) . (124) 2 2 NAND (126,
 128) . CLK0° 1/2 (120) . 1/2 (120)
 CLK0° 1/2 1/2 (120) . 1/2 NAN
 D (126) , WE가 (136, 138) . CLK180° NAND (130)
 NAND (126) 2 NAND (132) , NAND (128)
 2 NAND (134) , NAND (130) 2 NAND
 (132, 134) . NAND (132) (136) , NA
 ND (134) (138) (138)
 WE1 (40) , (136) WE2 (42)
 . (14) DDR WE가 "H"
 SDRAM(1) DDR 4 5 , DD
 R "H" , NAND (130) CLK180° 가 .
 , DDR "L" 가 NAND (126, 128) "H"
 , NAND (126, 130) NAND NAND (132) CLK180°
 가 (136) .
 , NAND (128, 130) NAND NAND (134) CLK180°
 가 (138) , DDR
 WE1 WE2가 (138, 136) (40, 42)
 WE1 WE2 (138, 136) .
 , / (38) CLK - C S2 S3
 WE1 WE2가 (40, 42) WE1
 (40) (2) DB0 /DB0 , WE2
 (42) 가 (2) DB1 /DB1 , (2)
 2 가 .

, DDR 가 "L" , SDRAM(1) SDR 4 6
 . DDR "L" , NAND (130) "H" . DDR 가 "
 H" 가 NAND (126, 128) CLK0 ° 가 1/2
 1/2 CLK , NAND (128) (122)
 1/2 CLK , NAND (128) NAND (126)

, NAND (126, 130) NAND NAND (132) , 1/2 (120)
 1/2 CLK 가 (136) . , NAND
 (128, 130) NAND NAND (134) , 1/2 (120)
 1/2 CLK 가 (138) . , S
 DR WE1 WE2가 (138, 136)
 (40, 42)

, / (38) , CLK - A S1 S3
 (40, 42) WE1 WE2가 (40, 42)
 WE1 (40) DB0 /DB0 (2)
 WE2 (42) DB1 /DB1 (2)
 , 1 가 (2)

5 6 (WRT) (trigger)
 . 5 DDR , CLK - A가 (WRT) 1
 , 6 SDR , CLK - A , 1
 , 가 , SDR
 , DDR 가 , SDR

, 1 SDRAM(1) (30) 7 20
 . 7 (30)

(30) / 가 cacpz ,
 cacpz (34) / (20)
 A0 An , (504) endz
 , (502) CLK0 ° intpz intpz in
 pz intpz (514) , intp12z intp0z가 , intp12z in
 tp0z (30) , (28) 가 , .
 0 1 .

7, (16) CLK0° (30) (500)
 (502) endz (502) / (502) (504)
 cacpz (intp0z, intp12z) intpz
 (502) intpz 1/2 (506), (508) 2- (51
 0) (B) (508) 2- AND (512) . 1/2 (506)
 가 intpz 2 (510) A .
 510) , (28) DDR , intpz 가 intpz
 2 (510) SDRAM(1) SDR A ,
 SDRAM(1) DDR B (514)
 (A1, A2)(142) intp12z . DDR (50
 8) AND (512) , DDR (A0) intp0z

/ (20) A0 An A1 A2
 (A1, A2)(142) (A1, A2)(142) 0 1
 A1 A2 , / (20)
 A0 An A0 (A0)(140) (A0) 0
 1

(30) 7 8 8 가 8
 , DDR 가 "H" , SDRAM(1) DDR
 8 (a) 7 (510) B (142) "H" DDR
 가 , (510) (142) , "H" DDR 가 AND (512)
 p12z , AND (512) intp0z "L" intp0z가 "L"
 , AND A0 (A0)(140) A0 가 , DDR ,
 (A0)(140) A0 가 , DDR , A0
 / SDRAM(1)

(A1, A2) ontplz가 , intp12z 1
 (A1, A2)가 .

, DDR 가 "L" , SDRAM(1) SDR 7 8(b)
 . (510) "L" DDR 가 , (510) A
 intpz 2 가 AND (512) intp12z (142) , "L"
 DDR 가 AND (512) , intpz intp0z AND
 (512) .

(A0)(140) intp0z(=intpz) A0 ,
 intp12z(=intpz/2)가 (A1, A2)(142) , intp12z 1
 (A1, A2)가 .

, 1 (30, 32) /
 DDR SDR 가 .
 , 9 (500) (500) (502), 1/2
 (506) (508) (502) CLK0 ° D
 (D - FF)(520) (504) (28) (504) endz D - FF(520)
 ET가 (504) "H" "L" RES
 ndz (504) (502) intpz endz가 e
 D - FF(520) 2 NAND (522) NAND (522)
 LK0 ° (526) 가 NAND (526) C
 OR (524) NAND (522) NAND (522) 2 N
 / (523) NOR (524) NOR (524) (18)
 (intp0z, intp12z) intpz가 .
 (18) / (528) (528)
 / (20) A0 An (514)
 (cacpz) .
 (502) cacpz intpz 1/2 (506) cacpz
 RESET , intpz endz (504)
 , cacpz (514) , .
 1/2 (506) cacpz (530) , intpz
 (530) , (508) (530) (530)
 intp12z가 (530) (532) (508)
 cacpz intpz ctplpz (532) .
 (532) (508) 2 - OR (534)
 (28) DDR 가 . OR (534) 2 AN
 D (536) . AND (536) . AND (536) NOR (524)
 가 . AND (536) (A1, A2) , 1/2 (506)
 (530) . OR (534) AND (536) .
 , , DDR , (502) intpz 2 AND (512)
 가 .
 10 1/2 (506) (508) 가 10 , 1/2
 (506) (530) RS (RS - FF)(540) . (532) , p -
 MOSFET n - MOSFET (546)

2 (548) (546) c
 tlpz (542) (542) (544)

(508) (510) , 1/2 (548) n113
 2 - NOR (550)가 . DDR NOR (550)
 . NOR (550) (552) 2 - NAND (556)
 intpz NAND (556) . NAND (556) (558)
 (514) intp12z RS - FF(540) . NAND
 (560) intpz (554) DDR 가 . NAND (560)
 (562) , intp0z .

9 10 (30) SDR 11
 , CLK0 ° (18) (502)
 , cacpz (528) . cacpz
 (504) 1/2 (506) (530)

(504)가 cacpz , (504) NOR (524)
 intpz가 (28) , CLK0 ° 가 D - FF(520) (526)
 endz "H" . CLK0 ° 가 D - FF(520) endz가 "H" (526)
 D - FF(520) D CLK0 ° intpz가 NOR (524)
 L" (504) , (- 1) intpz , endz "
 . NOR (524) intpz가 ,

intpz .

10 11 1/2 (506) (508) cacpz가
 RS - FF(540) , RS - FF(540) n110 "H" . , RS - FF(540)
 intpz가 RS - FF(540) n110 "L" . , intpz
 , RS - FF(540) intp12z RS - FF(540)
 n110 "H" . (548) ctlpz n110
 (548) . (548) , n110 n113가 . SDR
 DDR "L" , (508) NOR (560) intpz
 , NOR (550) n113 , NAND (556) intpz n113
 AND 가 intp0z 2 intp12z가 .

가, 10 , DDD , intp12z intpz ,
 intp0z "L"

12 15 (504) . , 1
 (504) CLK0 ° intpz 2 (570), 4 (572)
 , 12 , intpz 2 (570, 572, 574) cacpz
 8 (574) . , int2z, int4z int8z (578)

가 8 , DDR SDR , DDR SDR
 , DDR SDR 1/2 , SDR
 (cacpz + intpz) , DDR
 (cacpz + intpz)/2 , DDR SDR
 1/2 가 (576) (28) (576)가
 bl4z bl8z가 , DDR (576) , bl1z, bl2z,
 (578) bst1z, bst4z bst8z가 .

13 , (504) (570, 572, 574) (578)
 , 2 (570) D - FF(580) D - FF(582)
 cacpz D - FF (580, 582) R intpz D - FF(580)
 , D - FF(582) 2 - AND (594)
 . D - FF(580) A/Q AND (594)
 D - FF(580) D . D - FF(582) A/Q D - FF(582) D
 , D - FF(582) Q (578) 2 - NAND (604)
 8 (574) , 4 (572) 2 - AND (596)
 2 - AND (598)

4 (572) D - FF(584) D - FF(586)가 cacpz D - FF(58
 4, 586) R intpz NAND (596) . AND
 (596) D - FF(584, 586) . D - FF(584) Q
 D - FF(586) D . D - FF(586) Q D - FF(584) D
 - FF(586) Q (578) 2 - NAND (606)
 8 (574) 2 - AND (598)

8 (574) D - FF(590) D - FF(592) cacpz D - FF(590,
 592) R intpz AND (600) . AND (600) D - F
 AND (598) AND (600) . D - FF(590) Q D - FF(592) D
 F(590,592) . D - FF(592) /Q D - FF(590) D . D - FF(592)
 (578) 2 - NAND (608)

(578) NAND (604, 606, 608) (576)
 bst2z, bst4z bst8z . NAND (604, 606, 608)
 4 - NAND (610) , bst1z (602)
 NAND (610) . NAND (610) (612) (502)
 D - FF(520) endz .

14a 14b (576) , DDR
 bl1z, bl2z, bl4z bl8z (28) (576)
 가 4 , bl4z "H" . DDR (620) 2 - NOR (6
 30, 636) . DDR (620) 2 - NOR
 (626, 632, 638) 2 - NAND (642)

가 1 bl1z (622) . 가 2
 bl2z NOR (626, 630) . 가 4
 bl4z NOR (632, 636) . 가 8
 bl8z NOR (638) NAND (642)

(622) NOR (626) 2 - NOR (628) , NOR (628)
 bst1z . NOR (630, 626) 2 - NOR (634)
 , NOR (634) bst2z . NOR (636, 628) 2 - NOR (640)
 (624) , NOR (640) bst4z . , NAND (642)
 , bst8z (624)

14b DDR SDR 14b
 , 1 (576) , b14z가 "H"
 , SDR bst4z가 "H" , endz "H"
 (572) int4z , DDR bst2z가 "H"
 endz "H" 2 (570) , 가
 DDR SDR 1/2

(576) 15
 15 , a g 13 a g , 13

2 (570) , D - FF (580, 582)가 cacpz , D - FF (580, 582)
 Q "L" , /Q "H" , D "H" . , "L" int2z가 D - FF (58
 2) Q , intpz 가 , AND (594) D - FF
 (582) 가 , Q "H" int2z가 .

(578) , DDR/SDR DDR ,
 (576) bst1z, bst2z, bst4z bst8z가 , 가 "H"
 cacpz가 D - FF (580 592) , D - FF (580 592) , int2z
 int8z가 "L" , endz "H" , bst2z가 "H"
 intpz가 int2z가 "H" , endz "L"

16 20 1 (514)

0 (650) 16 7 (514) 16 , A
 (A1, A2) (A0) , A1 (652) A2 (654)
 acpz intp0z가 / (20) , AO c
 0cz가 , A1 cacpz intp12z가 / (20) a0
 2 a01cz가 . A2 cacpz
 intp12z가 / (20) a01cz
 a02cz가 .

A0 (650) bca00z가 , A1 (652) bca01z가
 , A2 (654) bca02z가 . bca01z
 bca02z (carry) (656) (28) bca01z
 bl8z가 가 8 / (656)
 ica02z A2 (654) .

17 A0 (650) . cacpz (660)
 (668) , (662)
 a00cz (674, 676) , bca00z
 intp0z가 , a00cz (664)
 (672) (670) bca00z

18 A1 (652) 가 . A1 (652) 17
 , 18 , cacpz가 , a01cz
 bca01z , intp12z가 , a01cz
 가 bca01z .

19 A2 (654) 가 . A2 (654) 18 A1
 (652) , cacpz a02cz ,
 bca02z , A2 (654) (carry) A1 (652) A2 (6
 54) (656) , ica02z intp12z

20 (656) 가 . (28) 가 8
 A1 (652) bca01z가 NAND (706) . NAND
 (706) 2 (712, 714) , A2 bca
 02z ica02z , bl8z가 "H" A1 (652) bca
 bca01z "H" , bca02z (712) (716)
 , bca02z가 "H" , ica02z "L" A2 (654) . A2
 (654) ica02z intp12z (698, 700) (7
 04) , (702) , bca02z "L" 가
 , 2 21 33 .

21 ()
 , 22 (DDR
 SDRAM)) , 21(a) 22(a) (DDR
 2 (DDR SDRAM) , 21(b) 22(b)

2 (SDR) DDR SDRAM , 2 DDR SDRAM ()
 DDR SDRAM (SDR) clk , SDR CAS
 0 (CL=0) , SDR

21(b) , 2 DDR SDRAM 가)
 SDR , 8 (BL=8: 8)
 , 21(a) DDR SDRAM 10 clk ()
 가 , 13 clk 3 clk 가
 , 8 (BL=2 BL=4) , 가
 () DDR SDRAM 2 가

22(b) , 2 DDR SDRAM 가 8(BL=
 SDR , 22 (a) 11 clk 9 clk
 8) 22(a) DDR SDRAM 2 clk 가
 가 , 가 8
 2 가 가 DDR SDRAM

2 SDRAM SDR 1 /
 (proving test) , (CLK 2
 CLK) 가 ,

2 DDR SDRAM DDR CAS
 1.5 DDR SDRAM SDRAM (明細)

(226) (224) (226) (230, 231)

(229) DADLS가 2 (227) 1 (227) (218)

AND (353) OR (354, 355)

(300) (217) (a0)

(lca0) (230, 231) (300)

(lca0) , ADD a0가 0 , (a0=0) (230)

(229) a0가 1 , (a0=1) (230) (228)

ADD (231) (232) a0가 (

a0=0) (228) (300) (lca0) 가

(a0=1) (231) 2 (233) 2

DOCK0 1 (232) DOCK 0

DOCK1 2 (233) 1 2 (232, 233)

1 (227) 1 (234) (DOUT) DOCK0

OR (354) CAS (CL=0) CAS CLS

2 (227) 2 (352) CAS CLS

CK0가 CAS CLS 2 AND (353) O

(355) OCK1 DOCK1 (227) 2 DOCK1 (351) OR

(354) DOCK1 OR

OCK1 (234) , DOUT CSZ OCK0

(230, 231), (232, 233) (234) 27

25 23 24 2 DDR

26 23 24 2 SDR

27 23 24 2

25 , DDR , (ADD: ,

a9 a0 "11111111")가 , ADD ADD

(226) (225) (215) () a9 a3

"11111111", (216) () a2,a1 "11", (222) (

) a2,a1 "00" , a0 1 , (221) (a2,

a1="0") (220) , (223)

() a9 a1 "111111111" , (224) () a9 a1 "11111100"

27 23 24 2 (230, 231), 1 2 (232, 233) (234)() 27 (356, 357)가 (230, 231) , (358) 1 2 (232, 233)

27 (a0=0) , (230) 0(1111111000) (300) () lca0 "L" (232) , (231) 0(111111111) (356) 1 (357) 2 (233) , lca0 "H" , (230) 0(111111111) , (356) 1 (232) (231) 0(1111111000) , (357) 2 (232) (233) , 27 1 (232) 가 2 가 , a0 0 , 가 , a0 1 가 , 가 가 . 1 1 2 (230, 231) lca0 0(111111111) 1)가 , (230, 231) 1 2 (232, 233) 0(1111111000)

(, 0: "111111111") 1 (232) (, 0: "1111111000") 2 (233)

, DDR , 24 DDR CLS "L" , OR (354, 355) AND (353) , DOCK0, OCK0 OCK1 25 2 (232, 233) (234) , 27 (232) DOCK0 "H"(DOCK1 "L") , 1 (232) 0(111111111) , (358) (234) , 2 (233) (233) 0(1111111000) , (330) , DOCK0 "L"(DOCK1 "H") , 2 (233) 0(1111111000) (358) (234)

, 1 (232) 2 (233) (234) OCK0 OCK1 DOUT() CSZ (234) (234) CSZ "H" (234)

, 26 가 , SDR , DDR (ADD: , a9 a0 "111111111")가 , ADD ADD +1 (225) (226) (115) () a9 a3 "1111111" , (216) () a2,a1 "0" , (222) () a2,a1 "0" ,

(223) () a9 a1 "111111111" , (224)
() a9 a1 "111111100" .

27 , (300) () lca0 "L" ,
(230) 0(1111111000) (356) 1 (232)
, (231) 0(1111111111) (357) 2
(233) , lca0 "H" , (230) 0(1111111111)
(356) 1 (232) , (231) 0(1
111111000) (357) 2 (233) , (230,
231) lca0 0(1111111111) 0(1111111000)
1 2 (232, 233) .

, SDR , CAS CLS "H" , DOCK0 "H"
, OCK0 "L" , OCK1 "H" , 1
(232) [, 0(1111111111)] (234)
DOUT() . 2 (233) DOCK1 "L"

, 2 SDR , CAS DDR ,
(DOCK0, DOCK1, OCK1, OCK0) CLS SDR 가

28 30 2 .

28 30 , 23 24 . 28 30 , "227" 2 , "236" "
237" , "238" "239" , "240" , "241" , "242" "
"243" , "244" "245" , "246" 1 , "247" 2 , "
248" . 28 30 23 (298) OR (29
9)가 .

(240) DQ (239) DQS , DQS
1 (240) DQ 2 (242) ,
(248) (243) (241) DQ , (242)
1 DQS DQ , (243)
2 DQS DQ (242)
[DQS("H")] (243) [DQS("L")] (244) , (2
39) (a0) , 1 2 (246, 247) , (244)
a0 1() (242) , a0 0()
(243) , 1 (246) . , (

245) a0 1() (242) (243) 2 (247) a0가 0()

1 (246) (236) (225)
(247) (237) (223) 2
z lac0x (224) (238) () lac0
(236, 237) CAS CLS 2 (227'),
(238) (248) 2 (218)
CAS CLS 2 ()
WAES WTS (238) 1 2
(246, 247) WAES (236,237)

31 28 30 2 DDR
, 32 28 30 2 SDR
. , 33 28 30 2

, DDR , 31 ,
(242, 243) 1 DQS
. 33 (239) DQS
a0 , a0 1 (ADD: , a9 a0가 "1111111111")
() dca0 "H" , CLS DDR "L" (244)
(242) DQS("H") (491) 1 (246)
, (245) (243) DQS("L") (492) 2
(247)

1 2 (246, 247) DQS (248)
() DLS (244, 245)

1 2 (246, 247) 2 (227') 2
WTS (236, 237)[(462, 472)]

, 33 (238) lac0x lax0z CLS가 "L" "H"
, (236, 237) WAES
(225) (226)

(211), (212), (213), (214), (215),
(216, 217), 1 (218), (219, 220), (221)
(223, 224)

() SDR , 32 , (242, 243)
 DQS (242, 243)
 , SDR CLS가 "H" , dca0 (244)
 (242) (245) (243) DQS (242) (2
 [DQS ("H"): 0: 1111111111]가 (241), (241),
 44) 1 (246) , 가 (241),
 (243) (245) 2 (247) , ,
 DLS "H" CLS 가 "H" , 1 2
 (246, 247) (1111111111)

, 30 , dca0 "H" "L"
 ()가 , (242,243) [DQS ("H")="1111111111"]
 (491, 492) 1 (246) 2 (247) , 1 2
 (246, 247) , DLS가 [(248) CAS
 CLS] "H" , (491, 492) (461,
 471)

, () WTS , 1
 (246) (: 0: 1111111111) (236) , 2
 (247) (247) (: 0: 1111111000) , , 33
 , 1 2 (246, 247) , (461, 471) 가
 WTS "H" (462, 472) , (11111111
 111) (236, 237)

, 33 , (238) WTS a0
 CLS CAS lca0x lca0z (236, 237) , CAS
 (CL=0) , SDR "H"
 lca0z lca0x 2 (227') WAES (論理
 합) (236, 237) 1 2
 a0=0 (225)
 (226)

, 2 SDR DDR CLS
 (DQS, DLS, WTS, WAES) , CAS SDR SDRAM 2
 2 (225, 226) SDRAM , ,
 가

, 2 , 가
 가 .

(28) 가 / 가 . , 1
 DDR , SDRAM(1)
 DDR (28)
 DR , 1 ,DDR SDRAM (1) DDR S
 SDRAM , 34 , DDR
 가 34 , 1
 OR DDR CAS CLS가 , DDR CAS (28)
 (160) , 2 SDRAM(1) CAS CLS
 가 SDR (28) DDR CAS CLS
 , SDRAM(1) SDR
 , ,
 , ,
 , ,
 가

- (57)
1.

가 ,

1	1	2	1	2	1	2
2	1	2	1	2	1	2
 2.

1 , 1 2
 3.

2 ,
 4.

3 ,
 5.

4 ,

6.

2 , .

7.

1 , 2 .

8.

2 , 1
2 , 2 .

9.

8 , 2 , 2 , 1 1 2 1 .

10.

8 , 1 1 2
1 2 .

11.

8 , .

12.

11 , ,
1 2 ;
1 1 1 ;
2 2 2 .

13.

12 , , 1 1
2 2 1
2 .

14.

13 ,

15.

14 ,

16.

1 , 가

17.

가

1 1 2 1 2 1 2 ;

2 2 1 1

18.

17 , 1 2

19.

17 , 2

20.

17 , 1 2 /

21.

20 , 가 /

22.

20 , 1 , , 2 2 , 1
.

23.

20 , .

24.

17 , 2 가 .

25.

26.

27.

28.

29.

30.

31.

32.

33.

34.

35.

36.

37.


38.

39.

40.


1 , SDRAM(Synchronous Dynamic Random Access Memory)

1




명령 함수명	명령	OKE		\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	A11	A10	A9-A0
		n-1	n							
Non-selection of device	DESL	H	X	H	X	X	X	X	X	X
No operation	NOP	H	X	L	H	H	H	X	X	X
Read	READ	H	X	L	H	L	H	V	L	V
Read/auto precharge	READA	H	X	L	H	L	H	V	H	V
Write	WRIT	H	X	L	H	L	L	V	L	V
Write/auto precharge	WRITA	H	X	L	H	L	L	V	H	V
Bank active (RAS)	ACTV	H	X	L	L	H	H	V	V	V
Single bank precharge	PRE	H	X	L	L	H	L	V	L	X
All bank precharge	PALL	H	X	L	L	H	L	X	H	X
Mode register get	MRS	H	X	L	L	L	L	L	V	V


4




5




6




8




6




*1) cltpz : cactpz 및 intpz 보다 늦게 도달하는 전충 신호
 *2) DDR 모드:DDR =비
 SDR 모드:DDR =L







DDR 모드
 in1p1z = in1pz
 in1p0z = L (고지)

12






14a





14b


	DDR 모드	SDR 모드
bst1z	b12z	b11z
bst2z	b14z	b12z
bst4z	b18z	b14z
bst8z	L	b18z


15































27














34

