

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
21 June 2001 (21.06.2001)

PCT

(10) International Publication Number
WO 01/45392 A2

- (51) International Patent Classification⁷: **H04N 5/30** (74) Agent: **WILLIAMSON, Paul, L.**; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (21) International Application Number: **PCT/EP00/12040**
- (22) International Filing Date:
30 November 2000 (30.11.2000)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
9929501.6 14 December 1999 (14.12.1999) GB
- (81) Designated States (*national*): JP, KR.
- (84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).
- Published:**
— Without international search report and to be republished upon receipt of that report.
- (71) Applicant: **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.
- (72) Inventor: **HARKIN, Gerard, F.**; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(54) Title: IMAGE SENSOR



(57) Abstract: An image sensor (39) comprises a plurality of pixels (10), each pixel comprising a light sensor element (12), wherein a sensor voltage across the element varying depending on the light incident on the element. First and second transistors (14, 16) are connected in series between voltage supply lines (18, 20). A gate voltage (V_{g1}) on the first transistor is dependent upon the sensor voltage so that the current flowing through the first transistor (14) is a function of the sensor voltage. The gate voltage (V_{g2}) of the second transistor is supplied by a feedback circuit (22, 24, 26) which provides that the current through the first and second transistors (14, 16) is substantially equal. The output of the pixel (10) is the gate voltage (V_{g2}) of the second transistor (16). The image sensor design of the invention avoids the need for storage capacitors to provide pixel gain.

DESCRIPTION

IMAGE SENSOR

This invention relates to image sensors, in particular having arrays of
5 image sensing pixels, for example for use as solid state x-ray imaging devices.

There is significant interest in developing solid state x-ray imaging devices, to replace the image intensifiers currently used in hospitals.

Various pixel configurations have been proposed in which each pixel
10 comprises a light sensitive element, such as a photodiode, and at least one switching device. For example, one known pixel design comprises a single thin film transistor (TFT) and a photodiode. During an exposure period, the TFT is turned off so that the photodiode is isolated. Incident light causes a minority carrier current to be produced, which causes the self parasitic
15 capacitance of the diode to be discharged. During the next readout, the capacitance of the diode is reset and the change in charge is detected by the amplifier.

It has also been proposed to include an additional storage capacitor within the pixel configuration, in order to provide gain. The storage capacitor
20 charge can then be detected by the readout amplifier.

One problem with this approach is the area required for the storage capacitor which can limit the possible resolution which can be achieved. There is, however, a need to provide pixel gain, as this improves the signal to noise ratio of the image sensor pixel.

25

According to the invention, there is provided an image sensor comprising a plurality of pixels, each pixel comprising:

a light sensor element, a sensor voltage across the element varying depending on the light incident on the element; and

30 first and second transistors, the first and second transistors being connected in series between voltage supply lines, a gate voltage on the first transistor being dependent upon the sensor voltage so that the current flowing

through the first transistor is a function of the sensor voltage, and wherein the gate voltage of the second transistor is supplied by a feedback circuit which provides that the current through the first and second transistors is substantially equal, and wherein the output of the pixel is the gate voltage of the second transistor.

The image sensor design of the invention avoids the need for storage capacitors, because the voltage across the light sensor element is measured, rather than the flow of charge through the light sensor element during a recharging process.

Preferably, the first and second transistors have different current versus gate voltage characteristics, so that the pixel provides gain. Again this is achieved without the need for storage capacitors which can occupy a large area of the image sensor substrate.

Preferably, the feedback circuit includes an open loop amplifier, so that a minimum current is drawn, which enables the current through the first and second transistors to be kept substantially equal. The input to the amplifier may be the junction between the transistors, and the output from the amplifier is then coupled to the gate of the second transistor.

The image sensor preferably comprises rows and columns of pixels, with one amplifier provided for each column.

The light sensor element preferably comprises a photodiode, which may be coupled between one of the voltage supply lines and the gate of the first transistor. To provide an initial reset function, a switch may be provided which enables a predetermined voltage to be applied to the gate of the first transistor, thereby charging the photodiode to a predetermined level.

The invention also provides a method of measuring light intensity of an image to be detected using a plurality of light sensor elements each forming a pixel of an image sensor, a sensor voltage across the elements varying depending on the light incident on the elements, the method comprising:

applying the sensor voltage to a gate of an associated first transistor thereby causing the current flowing through the first transistor to be a function of the light sensor voltage;

supplying a gate voltage to an associated second transistor using a feedback circuit which provides that the current through the first and second transistors is substantially equal; and
measuring the gate voltage of the second transistor as output.

5

Examples of the present invention will now be described by way of example, with reference to and as shown in the accompanying drawings in which:

Figure 1 shows a first example of pixel configuration for use in an image sensor according to the invention;

10

Figure 2 shows an array of pixels of Figure 1 connected to form an image sensor;

Figure 3 is a diagram to explain the pixel read out operation; and

Figure 4 shows a second example of pixel configuration according to the invention.

15

Figure 1 shows one possible pixel configuration according to the invention for forming a solid-state image sensor. Area 10 represents the components of an individual pixel, whereas the components generally indicated at 11 may be shared between a number of pixels 10, as will be apparent from the description below.

20

Each pixel 10 comprises a light sensor element 12, in the form of a photodiode. A voltage across the photodiode varies depending upon the light incident on the photodiode, because a minority carrier current is generated which discharges the self-capacitance of the photodiode during illumination. The pixel comprises first and second NMOS transistors 14, 16 which are connected in series between first and second voltage supply lines 18, 20. The photodiode 12 is connected between the first voltage supply line 18 and the gate of the first transistor 14. As an alternative, the cathode of the photodiode 12 may be connected to an independent power supply line rather than line 18, so that the transistor 14 and the photodiode 12 could be biased independently.

25
30

The gate voltage V_{g1} on the first transistor is dependent upon the photodiode voltage so that the current I_1 flowing through the first transistor 14 is a function of the photodiode voltage. The gate voltage V_{g2} of the second transistor is supplied by a feedback circuit 22, 24, 26 which ensures that the
5 current through the first and second transistors is substantially equal. The output of the pixel is the gate voltage V_{g2} of the second transistor 16.

This pixel configuration provides an output voltage which is derived from the voltage across the photodiode 12, rather than derived from measurement of charge. The output voltage is sampled by a sample and hold circuit 28, and
10 is converted by an analogue to digital converter 30.

The two transistors 14, 16 are preferably lithographically defined side-by-side, and the voltages on the supply lines 18, 20 as well as the voltage V_{set} (described below) applied to the gate of the first transistor 14, are such that the transistors are operated in the saturation region.

15 Before the image sensor is exposed to the image to be detected, the anode of the photodiode 12 is set to a fixed voltage level V_{set} by means of a select switch 32. This results in the gate V_{g1} of the first transistor 14 being set to the voltage V_{set} . To implement the feedback control using feedback loop 22, 24, 26 two output switches 34, 36 are closed. The three switches 32, 34, 36
20 are each implemented as further transistors. The pixel is connected to a readout amplifier 24 which is operated in an open loop configuration as a result of the feedback control. The second transistor 16 forms part of the negative feedback loop, with the result that the gate voltage V_{g2} of the second transistor 16 will be set at such a voltage that the current I_1 through the first
25 transistor 14 equals the current I_2 through the second transistor 16. To ensure that the amplifier 24 draws a minimum current at its input 26, it has a high open loop gain. Furthermore, the virtual earth V_{ref} of the amplifier 24 is set to be close to the steady state potential at the junction 38 between the two transistors 14, 16.

30 The drain-source current in the first transistor 14, assuming it is a MOSFET operating in the saturation region, is given by:

$$I_1 = \beta_1 (V_{gs1_d} - V_T)^2$$

The symbol " $_d$ " denotes the gate-source voltage at the end of the reset (dark) phase, and V_{gs} indicates a gate-source voltage. The dark phase
 5 ensures that the currents flowing within the pixel have reached an equilibrium before the light measurement takes place, and that the voltage on the gate of the second transistor 16 at the start of the light measurement operation is known.

10 The drain-source current in the second transistor 16 is given by:

$$I_2 = \beta_2 (V_{gs2_d} - V_T)^2$$

When the feedback loop has settled, before the end of the dark phase,
 15 both currents will be equal, and the gate-source voltage V_{gs} that is applied to the second transistor 16 in equilibrium can be expressed by:

$$V_{gs2_d} = \sqrt{\frac{\beta_1}{\beta_2}} \times (V_{gs1_d} - V_T) + V_T$$

20 This gate-source voltage V_{gs2_d} is sampled by measuring the gate voltage V_{g2} at the output of the pixel, and the output switches 34, 36 are then opened.

The image sensor is then exposed to the image to be detected. The gate voltage of the first transistor 14 will increase as the photodiode
 25 capacitance discharges, thereby reducing the voltage across the photodiode 12. Eventually, the gate voltage of the first transistor 14 will reach a level V_{gs1_b} at the end of the bright exposure field. Once again, the two output switches 34, 36 close and the amplifier 24 increases the gate voltage V_{g2} of

the second transistor 16 until the currents I_1 and I_2 are equal. The new gate-source voltage V_{gs} of the second transistor 16 can then be expressed as:

$$V_{gs2_b} = \sqrt{\frac{\beta_1}{\beta_2}} \times (V_{gs1_b} - V_T) + V_T$$

5

This gate voltage is then sampled and the read out switches Sro 34,36 are opened. A small capacitance may need to be fabricated between the gate and source of the second transistor 16 so that the gate voltage will remain constant over during the measurement period. (i.e. a frame period).

10 The change that occurred in the gate-source voltage V_{gs2} of the second transistor 16 during the readout phase can be expressed as:

$$\underbrace{V_{gs2_b} - V_{gs2_d}}_{\text{measured by amplifier}} = \underbrace{\sqrt{\frac{\beta_1}{\beta_2}}}_{\text{GAIN}} \times \underbrace{(V_{gs1_b} - V_{gs1_d})}_{\text{change in photodiode voltage}}$$

15

The voltage at the source of both transistors 14,16 will be constant so that the above expression can be rewritten as:

$$(V_{g2_b} - V_{g2_d}) = \underbrace{\sqrt{\frac{\beta_1}{\beta_2}}}_{\text{GAIN}} \times (V_{g1_b} - V_{g1_d})$$

20

Since the change in the gate voltage ($V_{g1_b} - V_{g1_d}$) of the first transistor 14 corresponds to the change in photodiode voltage V_{pd} , the expression below shows the relationship between the photodiode voltage and the voltage on the gate of the second transistor:

25

$$(\Delta V_{g2}) = \underbrace{\sqrt{\frac{\beta_1}{\beta_2}}}_{\text{GAIN}} \times (\Delta V_{pd})$$

From the above equation, the change in the gate voltage V_{g2} of the second transistor 16 between bright and dark exposures is a multiple of the change in pixel photodiode voltage. The relative dimensions of the two transistors 14,16 determine the gain factor. For example, if the first transistor 14 is four times larger than the second transistor 16, then the pixel circuit will provide a gain of 2. The reference voltage V_{ref} (at the junction 38 between the two transistors 14,16) will no longer be at the mid point between the voltages V_{dd} and V_{ss} on the supply lines 16,18, but the virtual earth V_{ref} of the amplifier 24 is still set to be close to the steady state potential at the junction 38.

If the above voltage expression is then multiplied by a factor "Cpd" which corresponds to the photodiode capacitance then, the result will be an indication of the signal charge since:

$$Q_{pix} = C_{pd} \times \Delta V_{g2}$$

The signal charge gives a direct indication of the amount of light incident on the pixel during the previous illumination period. This calculation assumes that the pixel photodiode capacitances will be constant across the sensor plate. In practice, the photodiode capacitance is determined by area and material thickness and its value will be accurate to within a few per cent across the sensor plate.

After the bright exposure field, the gate voltage of T1 is reset to the V_{set} voltage before the next dark exposure.

To perform the calculation of ΔV_{g2} , the two samples of the gate voltage V_{g2} can be stored in memory where the subtraction could also be done.

As shown in Figure 2, the sensor plate 39 comprises an array of the pixels 10 arranged in rows 40 and columns 42. Each row of pixels 40 shares a common control line 44 for the switches 32 shown in Figure 1 and a common control line 46 for the read out switches 34,36. Thus, the reset operation (the dark phase) is carried out simultaneously for a row of pixels, and the read out operation (the bright field period) is also carried out simultaneously for all pixels in a row 40.

A single read out amplifier 24 is provided for each column of pixels 42 so that the read out operation can be performed for all pixels in a row at the same time, row by row. Each column of pixels 42 requires two common lines comprising the input 26 to the amplifier 24 and the output 22 from the amplifier 24. The voltage supply lines 18, 20 are shared between all pixels.

Although only six pixels are shown in Figure 2, there may in practice be many hundreds of rows and columns defining a high resolution image detector. The substrate may cover an area of approximately 20cm by 20cm.

To account for variations in the photodiode capacitance, it may be desirable to calibrate each sensor. This is because the individual photodiode capacitance will determine the relationship between the voltage change across the photodiode (which is measured by the circuit) and the light intensity incident on the photodiode during the previous bright field period.

This may be achieved by including photodiode capacitance test structures on the sensor periphery so that the variations in the capacitance parameter Cpd can be determined directly from the glass plate. Alternatively, if the array is exposed to a uniform exposure field as a test procedure, then the output voltages from the readout amplifiers will give an indication of the capacitance variation across the plate. Using this data, processing can be used to compensate for capacitance variations across the plate.

Figure 3 gives timing diagrams for explaining further the read out process of the pixel configuration of the invention.

As described above, the start of the read out process involves resetting the photodiode voltage to the level Vset during a so-called dark period. This is achieved with the pulses in the switch control line 44, shown as plot 54. Each

pulse in the switch control line 44 (Sset) is followed by closing of the read out switches 34 36 by providing pulses 55a on the switch control line 46 (Sro), shown as plot 56. These pulses close the feedback loop 22,24,26 and cause the transistor arrangement to reach equilibrium. At the end of this period, an
5 output is obtained. This is carried out for all of the rows in turn. Thus, the switch control lines 44,46 for each row will be pulsed in turn during the dark period. Figure 3 only shows the switch control line pulses for one row between the bright filed periods 52, and is accordingly very schematic.

The bright field period 52 follows the resetting of all photodiodes.
10 During this period, the photodiode is isolated, as the switch 32 is open and the first transistor is turned off. The change in the photodiode voltage is translated onto the gate of the second transistor during a read out pulse 55b.

Plot 58 shows the change in photodiode voltage which results in the voltage change on the gate of the first transistor 14. Plot 60 shows how that
15 change is translated onto the gate of the second transistor.

The sample and hold circuit 28 is controlled to take voltage samples at the end of the dark and bright periods,. coinciding with the pulses 55a, 55b on the switch control line 46. Plot 62 shows the sample and hold instants 64.

By way of example, the pixel pitch may be 200 μ m. A detector size of
20 20cm by 20cm gives rise to 1000 rows. Working to a frame rate of 30 frames/sec gives an available frame time of 33ms. It may take 20 μ s to take the two read outs for each row (two read out pulses 55a and 55b, and the reset pulse). For this to be carried out for all 1000 rows requires a dark period of 20ms, leaving 13ms available for the bright exposure period.

25 Figure 4 shows a modification of the pixel configuration in which an individual amplifier 24' is included within each pixel. This changes the boundary defining the pixels 10, and enables a single shared control line to be required for each column of pixels. Figure 4 otherwise corresponds to Figure 1 and will not be described in further detail.

30 The image sensor substrate described may be used to form an X-ray image detector. For this purpose, a radiation conversion layer may be

provided over the array of pixels for converting the incident X-ray signal into visible light for detection by the photodiode array.

Various modifications will be apparent to those skilled in the art. For example, the description above refers to the use of NMOS transistors, 5 whereas it is of course equally possible than PMOS devices could be used with appropriate consideration of the voltage control levels.

CLAIMS

1. An image sensor comprising a plurality of pixels, each pixel
5 comprising:

a light sensor element, a sensor voltage across the element varying depending on the light incident on the element; and

first and second transistors, the first and second transistors being connected in series between voltage supply lines, a gate voltage on the first
10 transistor being dependent upon the sensor voltage so that the current flowing through the first transistor is a function of the sensor voltage, and wherein the gate voltage of the second transistor is supplied by a feedback circuit which provides that the current through the first and second transistors is substantially equal, and wherein the output of the pixel is the gate voltage of
15 the second transistor.

2. An image sensor as claimed in claim 1, wherein the first and second transistors have different current versus gate voltage characteristics so that the pixel provides gain.
20

3. An image sensor as claimed in claim 1 or 2, wherein the feedback circuit includes an open loop amplifier.

4. An image sensor as claimed in claim 3, wherein the input to the
25 amplifier is the junction between the transistors, and the output from the amplifier is coupled to the gate of the second transistor.

5. An image sensor as claimed in claim 4, wherein first and second switches are provided between the junction and the amplifier input and
30 between the gate of the second transistor and the amplifier output, respectively.

6. An image sensor as claimed in any one of claims 3 to 5, comprising rows and columns of pixels, and wherein one amplifier is provided for each column of pixels.

5

7. An image sensor as claimed in any preceding claim, wherein the light sensor element comprises a photodiode.

8. An image sensor as claimed in claim 7, wherein the photodiode
10 is coupled between one of the voltage supply lines and the gate of the first transistor.

9. An image sensor as claimed in claim 8, wherein the or each pixel
15 is provided with a switch for providing a predetermined voltage to the gate of the first transistor, thereby charging the photodiode to a predetermined level.

10. A method of measuring light intensity of an image to be detected using a plurality of light sensor elements each forming a pixel of an image sensor, a sensor voltage across the elements varying depending on the light
20 incident on the elements, the method comprising:

applying the sensor voltage to a gate of an associated first transistor thereby causing the current flowing through the first transistor to be a function of the light sensor voltage;

25 supplying a gate voltage to an associated second transistor using a feedback circuit which provides that the current through the first and second transistors is substantially equal; and

measuring the gate voltage of the second transistor as output.

11. A method as claimed in claim 10, wherein an output is obtained
30 for a dark field when the image sensor is shielded from the image to be detected, and an output is obtained for a light field when the image sensor is

exposed to the image to be detected, and wherein the outputs are combined to obtain a light level signal.

1/4




FIG. 1




FIG. 2




FIG. 3




FIG. 4