



(51) International Patent Classification:

H01L 21/768 (2006.01) H01L 21/3205 (2006.01)
H01L 21/321 (2006.01)

(21) International Application Number:

PCT/CN2012/085320

(22) International Filing Date:

27 November 2012 (27.11.2012)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant: ACM RESEARCH (SHANGHAI) INC.
[CN/CN]; Bld. 4, No. 1690 Cailun Road, Zhangjiang
High-Tech Park, Shanghai 201203 (CN).

(72) Inventors: WANG, Jian; Bld. 4, No. 1690 Cailun Road,
Zhangjiang High-Tech Park, Shanghai 201203 (CN). JIA,
Zhaowei; Bld. 4, No. 1690 Cailun Road, Zhangjiang High-
Tech Park, Shanghai 201203 (CN). WANG, Hui; Bld. 4,
No. 1690 Cailun Road, Zhangjiang High-Tech Park,
Shanghai 201203 (CN).

(74) Agent: SHANGHAI PATENT & TRADEMARK LAW
OFFICE, LLC; 435 Guiping Road, Shanghai 200233
(CN).

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY,
BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM,
DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,
HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP,
KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD,
ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI,
NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU,
RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ,
TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA,
ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ,
UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ,
TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,
EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,
MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: METHOD FOR FORMING INTERCONNECTION STRUCTURES




FIG 1

(57) Abstract: The present invention provides a method for forming interconnection structures, including the following steps: providing a semiconductor wafer with a dielectric layer; forming a first recessed area for forming the interconnection structures and a non-recessed area on the dielectric layer; forming a second recessed area for forming dummy structures on the dielectric layer; depositing a barrier layer to cover the first and second recessed areas and the non-recessed area; depositing a metal layer to fill the first and second recessed areas and cover the non-recessed area; removing the metal layer on the non-recessed area to expose the barrier layer; and removing the barrier layer on the non-recessed area to expose the dielectric layer.

METHOD FOR FORMING INTERCONNECTION STRUCTURES

BACKGROUND OF the INVENTION

1. Field of the Invention

[0001] The present invention generally relates to the field of fabricating semiconductor devices, and more particularly to a method for forming interconnection structures in the semiconductor devices.

2. The Related Art

[0002] Semiconductor devices are generally manufactured or fabricated on semiconductor material such as wafers by using a number of processing steps. The wafers may undergo multiple masking, etching and deposition processing steps to form electronic circuitry of the semiconductor devices. With high integration of the semiconductor devices, metal interconnection structures have developed rapidly in the field of fabricating semiconductor devices. The multiple masking and etching processes can be used to form recessed areas in the wafer, such as trenches, vias, and the like. The deposition process can be used to deposit a metal layer onto both the recessed areas and non-recessed areas of the wafer. After deposition, the metal layer on the non-recessed areas of the wafer is removed and the metal left in the recessed areas of the wafer form the interconnection structures. Particularly, the metal layer is deposited on a dielectric layer formed on the wafer, so in order to prevent the diffusion or leaching of the metal layer into the dielectric layer, a barrier layer is deposited on the dielectric layer before depositing the metal layer and the metal layer is then deposited on the barrier layer.

[0003] Conventional methods including, for example, chemical mechanical polishing (CMP) are adopted to remove the metal layer and the barrier layer on the non-recessed areas of the wafer. The CMP method is widely used in the

semiconductor industry to polish and planarize the metal layer on the non-recessed areas of the wafer to form the interconnection structures. In a CMP process, the wafer is positioned on a CMP pad located on a platen. A force is then applied to press the wafer against the CMP pad. The CMP pad and the wafer are moved against and relative to one another while applying the force to polish and planarize the metal layer. A polishing solution, often referred to as polishing slurry, is dispensed on the CMP pad to facilitate the polishing. However, the CMP method has several deleterious effects on the semiconductor structure formed on the wafer because of the involved relatively strong mechanical force applied on the metal layer and the barrier layer in the CMP process.

[0004] Another method for removing the metal layer deposited on the non-recessed areas of the wafer is electropolishing. The electropolishing method can remove the metal layer with high uniformity and have high selectivity to the barrier layer. It is a mechanical stress free process. However, during the electropolishing process, in order to remove all the metal layer on the non-recessed areas of the wafer, over polish is conducted. But it is found that at the areas, such as field area, wide space area between two adjacent metal lines, and space area at two sides of an isolated metal line, because there is no metal on the non-recessed areas and the barrier layer is exposed after the metal layer is removed at the over polishing stage, the current is conducted through the barrier layer. Then the surface of the barrier layer will be oxidized to form an oxidization film on the top surface of those areas. Or in other words, the oxidization film is thicker at the areas having lower interconnection structure density than at the areas having higher interconnection structure density. Since the metal layer, such as copper, has much lower resistance, the current will mostly go through the metal layer instead of going through the barrier layer. The oxidization film prevents the barrier layer being removed in the barrier layer removal step, and the barrier layer can not be uniformly removed, causing the semiconductor device failure.

SUMMARY

[0005] Accordingly, an object of the present invention is to provide a method for forming interconnection structures, including the following steps: providing a semiconductor wafer with a dielectric layer; forming a first recessed area for forming the interconnection structures and a non-recessed area on the dielectric layer; forming a second recessed area for forming dummy structures on the dielectric layer; depositing a barrier layer to cover the first and second recessed areas and the non-recessed area; depositing a metal layer to fill the first and second recessed areas and cover the non-recessed area; removing the metal layer on the non-recessed area to expose the barrier layer; and removing the barrier layer on the non-recessed area to expose the dielectric layer.

[0006] As described above, because of the dummy structures, when the metal layer is removed from the non-recessed area, the current is mostly conducted through the dummy structures and the surface of the barrier layer will not be oxidized, because the electrical conductivity of the metal layer is much higher than that of the barrier layer. The barrier layer on the non-recessed area can be removed easily, uniformly and completely, ensuring the quality of a semiconductor device having the interconnection structures.

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] The present invention will be apparent to those skilled in the art by reading the following description of preferred embodiments thereof, with reference to the attached drawings, in which:

[0008] FIG. 1 is a flow chart showing an exemplary damascene process;

[0009] FIG. 2 is a cross-sectional view showing the exemplary damascene process;

[0010] FIG. 3 is a flow chart showing another exemplary damascene process;

- [0011] FIG. 4 is a top view showing an exemplary dummy structure formed at a field area of a wafer before a barrier layer removed;
- [0012] FIG. 4(a) is a cross-sectional view taken along line A-A of FIG. 4;
- [0013] FIG. 4(b) is a cross-sectional view taken along line B-B of FIG. 4;
- [0014] FIG. 5 is a top view showing the exemplary dummy structure formed at the field area of the wafer after the barrier layer removed;
- [0015] FIG. 5(a) is a cross-sectional view taken along line A-A of FIG. 5;
- [0016] FIG. 5(b) is a cross-sectional view taken along line B-B of FIG. 5;
- [0017] FIG. 6 is a top view showing an exemplary dummy structure formed at wide space areas between adjacent metal lines of a wafer after a barrier layer removed;
- [0018] FIG. 7 is a top view showing an exemplary dummy structure formed at space areas at two sides of an isolated metal line of a wafer after a barrier layer removed;
- [0019] FIGS. 8(a)~(i) show various exemplary shapes that can be used to form the dummy structure;
- [0020] FIG. 9(a) is a SEM top view showing a wafer having no dummy structures after a barrier layer removing process; and
- [0021] FIG. 9(b) is a SEM top view showing a wafer having the dummy structures after the barrier layer removing process.

DETAILED DESCRIPTION OF EMBODIMENTS

[0022] Referring to FIG. 1 and FIG. 2, an exemplary damascene process is depicted which can be used to form interconnection structures in a semiconductor device. In step 110, a wafer 201 or other substrate is provided. The wafer 201 has an inter-metal dielectric (IMD) layer 202 formed thereon. The IMD layer 202 can include materials such as silicon dioxide and the like, or materials having dielectric constants

lower than silicon dioxide, which can be used to lower the capacitance between the interconnection structures in the semiconductor device. In step 120, first recessed areas, for example, trenches, vias, etc., are formed on the IMD layer 202 for forming the interconnection structures. In step 130, a barrier layer 203 is deposited on the IMD layer 202 by any convenient deposition method, such as chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), and the like, such that the barrier layer 203 covers both the first recessed areas and non-recessed areas of the IMD layer 202. Because the IMD layer 202 can have a porous microstructure, the barrier layer 203 can include materials that can prevent the diffusion or leaching of a subsequently deposited metal layer 204 into the IMD layer 202. Furthermore, the barrier layer 203 can be formed from a conductive material, which adheres to both the IMD layer 202 and the metal layer 204. For instance, the barrier layer 203 can include materials such as titanium, tantalum, tungsten, titanium nitride, tantalum nitride, tungsten nitride, tantalum silicon nitride, tungsten silicon nitride, and the like.

[0023] In step 140, the metal layer 204 is deposited on the barrier layer 203 by any convenient method, such as PVD, CVD, ALD, electroplating and the like. Furthermore, in some applications, such as when plating is used to deposit the metal layer 204, a seed layer can be deposited onto the barrier layer 203 before depositing the metal layer 204. The seed layer can include the same material as the metal layer 204 in order to facilitate the deposition and bonding of the metal layer 204 onto the barrier layer 203. The metal layer 204 fills the first recessed areas and covers the non-recessed areas of the IMD layer 202. Besides, the metal layer 204 can include various electrically conductive materials, such as copper, aluminum, nickel, zinc, silver, gold, tin, chromium, superconductor materials, and the like. Preferably, the metal layer 204 can include copper. Furthermore, it should be recognized that the metal layer 204 can include an alloy of any of the various electrically conductive materials, or compound of superconductor.

[0024] In step 150, after the metal layer 204 is deposited, the metal layer 204 then should be removed from the non-recessed areas by any convenient method, such as electropolishing and the like. It should be recognized that polishing the metal layer 204 from the non-recessed areas can include removing the metal layer 204 from the non-recessed areas of the barrier layer 203 deposited on the IMD layer 202. For a description of electropolishing, please see U.S. patent application Ser. No. 09/497,894, filed on Feb. 4, 2000, which is incorporated in its entirety herein by reference.

[0025] Subsequently, in step 160, after removing the metal layer 204 from the non-recessed areas, the barrier layer 203 is removed from the non-recessed areas by any convenient method, such as wet etching, dry chemical etching, dry plasma etching, and the like. Preferably, the barrier layer 203 is removed by using XeF_2 gas phase etching. As shown in FIG. 2, in order to remove all the metal layer 204 on the non-recessed areas, when the metal layer 204 is removed from the non-recessed areas, over polish is conducted. Because there is no metal layer 204 on the non-recessed areas and the barrier layer 203 is exposed after the metal layer 204 is removed at the over polishing process, the current is conducted through the barrier layer 203, causing the surface of the areas, such as field area, wide space area between two adjacent metal lines, and space area at two sides of an isolated metal line, of the barrier layer 203 to be oxidized to form an oxidization film 205 thereon. Before removing the barrier layer 203, the oxidization film 205 must be removed in advance. Besides, the oxidization film 205 thickness is associated with the interconnection structure density. In other words, the oxidization film 205 is thicker at the areas having lower interconnection structure density than at the areas having higher interconnection structure density. Since the metal layer 204, such as copper, has much lower resistance, the current will mostly go through the metal layer 204 instead of going through the barrier layer 203. The oxidization film 205 can prevent the barrier layer 203 being removed in the barrier layer 203 removal step, and the barrier layer 203 can not be uniformly removed, causing the semiconductor device failure.

[0026] Accordingly, referring to FIG. 3 to FIG. 5(b), depicting another exemplary damascene process that can be used to form interconnection structures in a semiconductor device, compared to the above damascene process, this damascene process can include dummy structures 200 at the field area to avoid producing the oxidization film 205 on the barrier layer 203 when over polishing the metal layer 204. This damascene process is similar in many respects to the above damascene process, except that the dummy structures 200 are included at the field area. This damascene process will be briefly described hereinafter.

[0027] In step 210, a wafer 201 or other substrate is provided. The wafer 201 has an inter-metal dielectric (IMD) layer 202 formed thereon. The IMD layer 202 can include materials such as silicon dioxide and the like, or materials having dielectric constants lower than silicon dioxide, which can be used to lower the capacitance between the interconnection structures in the semiconductor device.

[0028] In step 220, first recessed areas, for example, trenches, vias, etc., are formed on the IMD layer 202 for forming the interconnection structures.

[0029] In step 230, second recessed areas, for example, trenches, vias, etc., are formed at the predetermined field area of the IMD layer 202 for forming the dummy structures 200. The dummy structures 200 can be formed at the same time that the interconnection structures are formed, and the depth and width of the dummy structures 200 are the same as the interconnection structures. It should be recognized that the dummy structures 200 can be formed independently and the depth and width of the dummy structures 200 can be not the same as the interconnection structures.

[0030] In step 240, a barrier layer 203 is deposited on the IMD layer 202 by any convenient deposition method, such as chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), and the like, such that the barrier layer 203 covers both the recessed areas, including the first and second recessed areas and non-recessed areas of the IMD layer 202.

[0031] In step 250, a metal layer 204 is deposited on the barrier layer 203 by any convenient method, such as PVD, CVD, ALD, electroplating and the like. Furthermore, in some applications, such as when plating is used to deposit the metal layer 204, a seed layer can be deposited onto the barrier layer 203 before depositing the metal layer 204. The seed layer can include the same material as the metal layer 204 in order to facilitate the deposition and bonding of the metal layer 204 onto the barrier layer 203. The metal layer 204 fills the recessed areas, including the first and second recessed areas and covers the non-recessed areas of the IMD layer 202.

[0032] In step 260, after the metal layer 204 is deposited, the metal layer 204 then should be removed from the non-recessed areas by any convenient method, such as electropolishing and the like. It should be recognized that polishing the metal layer 204 from the non-recessed areas can include removing the metal layer 204 from the non-recessed areas of the barrier layer 203 deposited on the IMD layer 202. Preferably, the metal layer 204 removing process can include two steps. The first step is that a partial metal layer 204 is removed by using the CMP method to achieve better surface planarity, and the subsequent step is that the rest metal layer 204 is removed by using the electropolishing method, avoiding damaging the semiconductor device.

[0033] In step 270, after removing the metal layer 204 from the non-recessed areas, the barrier layer 203 is removed from the non-recessed areas by any convenient method, such as wet etching, dry chemical etching, dry plasma etching, and the like. Preferably, the barrier layer 203 is removed by using XeF_2 gas phase etching. The metal layer 204 remained in the first recessed areas which are used for forming the interconnection structures is formed the interconnection structures. The metal layer 204 remained in the second recessed areas which are used for forming the dummy structures 200 is used to form the dummy structures 200. It should be recognized that the material of the dummy structures 200 can be not the same as the interconnection structures. As shown in FIG. 5 to FIG. 5(b), because the field area includes the dummy structures 200, even the metal layer 204 is over polished, for the resistance of the dummy structures 200 is much lower than that of the barrier layer 203, the current

is mostly conducted through the dummy structures 200 and the surface of the barrier layer 203 will not be oxidized. The barrier layer 203 on the non-recessed areas of the IMD layer 202 can be removed easily and uniformly.

[0034] As shown in FIGS. 3 to 5(b), the density of the dummy structures 200 formed at the field area can be chosen in the range of 50% to 100% of that of the interconnection structure. The distance W1 between the adjacent interconnection structure and the dummy structure 200 can be chosen in the range of 20nm to 5000nm. The size of the dummy structures 200 can be chosen in the range of 20nm to 5000nm, and more specifically, the width D1 of the dummy structure 200 can vary from 20nm to 5000nm, the length Dw of the dummy structure 200 can vary from 20nm to 5000nm.

[0035] In some applications, if the space between metal lines also referred to as the interconnection structures is too wide, the oxidization of the barrier layer 203 will be happened too when over polishing the metal layer 204. So at the wide space areas between adjacent metal lines, there can be included dummy structures 300, as shown in FIG. 6. The width W3 of the wide space area can be 60nm or wider. The size of the dummy structures 300 can be as same as the dummy structures 200.

[0036] In some applications, if two sides of an isolated metal line are too wide, the oxidization of the barrier layer 203 will be happened too when over polishing the metal layer 204. So at the space areas of the two sides of the isolated metal line, there can be included dummy structures 400, as shown in FIG. 7. The density of the dummy structures 400 can be chosen in the range of 20% to 80%. The size of the dummy structures 400 can be as same as the dummy structures 200.

[0037] With reference to FIGS. 8(a)~(i), various exemplary shapes that can be used to form the dummy structures 200, 300, 400 are shown, such as square, vertical rectangle, horizontal rectangle, round shape, oval shape, cross shape, elliptical shape, triangle shape, arc shape and the like. It should be recognized that although particular exemplary shapes are depicted in FIGS. 8(a)~(i), any shape can be used to form the

dummy structures 200, 300, 400 depending on the particular application and the dummy structures 200, 300, 400 can include one or more different shapes.

[0038] Please refer to FIG. 9(a) and FIG. 9(b). FIG. 9(a) is a SEM top view showing a wafer 201 having no dummy structures 200 at the field area after a barrier layer 203 removing process. It can be seen that the barrier layer 203 around the interconnection structures is removed completely, but at the field area, the barrier layer 203 isn't removed completely. There is some residual barrier layer 203. Comparatively, FIG. 9(b) is a SEM top view showing a wafer 201 having the dummy structures 200 at the field area after the barrier layer 203 removing process. It can be seen that the barrier layer 203 is removed completely at the field area.

[0039] As described above, the present invention utilizes the dummy structures 200, 300, 400 formed at the field area, the wide space area between two adjacent metal lines and the space area at two sides of an isolated metal line to avoid the barrier layer 203 being oxidized when over polishing the metal layer 204, so the barrier layer 203 can be removed easily, completely and uniformly, ensuring the quality of the semiconductor device. It should be recognized that the dummy structures 200, 300, 400 can also be formed at the area which has less pattern density than other area.

[0040] The foregoing description of the present invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed, and obviously many modifications and variations are possible in light of the above teaching. Such modifications and variations that may be apparent to those skilled in the art are intended to be included within the scope of this invention as defined by the accompanying claims.

What is claimed is:

1. A method for forming interconnection structures, comprising:
providing a semiconductor wafer with a dielectric layer;
forming a first recessed area for forming the interconnection structures and a non-recessed area on the dielectric layer;
forming a second recessed area for forming dummy structures on the dielectric layer;
depositing a barrier layer to cover the first and second recessed areas and the non-recessed area;
depositing a metal layer to fill the first and second recessed areas and cover the non-recessed area;
removing the metal layer on the non-recessed area to expose the barrier layer;
and
removing the barrier layer on the non-recessed area to expose the dielectric layer.
2. The method as claimed in claim 1, wherein the dummy structures are formed at a field area of the dielectric layer.
3. The method as claimed in claim 2, wherein the density of the dummy structures is in the range of 50% to 100% of that of the interconnection structures.
4. The method as claimed in claim 2, wherein the distance W1 between the adjacent interconnection structure and the dummy structure is in the range of 20nm to 5000nm.
5. The method as claimed in claim 1, wherein the size of the dummy structure is in the range of 20nm to 5000nm, the width D1 of the dummy structure is in the

range of 20nm to 5000nm, the length D_w of the dummy structure is in the range of 20nm to 5000nm.

6. The method as claimed in claim 1, wherein the dummy structures are formed at a wide space area between two adjacent metal lines in the dielectric layer.

7. The method as claimed in claim 6, wherein the width W_3 of the wide space area is 60nm or wider.

8. The method as claimed in claim 1, wherein the dummy structures are formed at space areas of two sides of an isolated metal line in the dielectric layer.

9. The method as claimed in claim 8, wherein the density of the dummy structures is in the range of 20% to 80%.


10. The method as claimed in claim 1, wherein the dummy structures include one or more different shapes.

11. The method as claimed in claim 1, wherein the dummy structures are formed at the same time that the interconnection structures are formed.

12. The method as claimed in claim 1, wherein the material of the dummy structures is the same as the interconnection structures.

13. The method as claimed in claim 1, wherein the step of removing the metal layer on the non-recessed area to expose the barrier layer includes firstly removing a partial metal layer by using a CMP method and then removing the rest metal layer by using an electropolishing method.

14. The method as claimed in claim 1, wherein removing the barrier layer by using a XeF_2 gas phase etching method.

**FIG 1**








FIG 2

**FIG 3**

**FIG 4****FIG 4(a)****FIG 4(b)**




FIG 5




FIG 5a




FIG 5b




FIG 6




FIG 7




FIG 8(a)




FIG 8(b)




FIG 8(c)




FIG 8(d)




FIG 8(e)




FIG 8(f)



FIG 8(g)




FIG 8(h)




FIG 8(i)




FIG 9(a)




FIG 9(b)

INTERNATIONAL SEARCH REPORT

International application No.

PCT/CN2012/085320

A. CLASSIFICATION OF SUBJECT MATTER		
See the extra sheet		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
IPC: H01L 21/-		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
WPI, EPODOC; CNKI, CNPAT: dummy, via?, trench??. groove?, recess??. channel?, dishing?		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2001027008 A1 (MATSUMOTO Akira) 04 Oct. 2001 (04.10.2001) description paragraphs [0048]-[0053], [0044]-[0045], figures. 5A-5C, 6A-6E	1-3, 6-14
Y		4-5
Y	US 2005064634 A1 (SCHMIDT Sebastian et al.) 24 Mar. 2005 (24.03.2005) description paragraphs [0023]-[0040], figures 1-3	4-5
A	WO 03019641 A1 (WANG Hui et al.) 06 Mar. 2003 (06.03.2003) the whole document	1-14
A	US 2012168958 A1 (ZHANG John H. et al.) 05 Jul. 2012 (05.07.2012) the whole document	1-14
☐ Further documents are listed in the continuation of Box C. ☒ See patent family annex.		
* Special categories of cited documents:		
“A” document defining the general state of the art which is not considered to be of particular relevance	“T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention	
“E” earlier application or patent but published on or after the international filing date	“X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone	
“L” document which may throw doubts on priority claim (S) or which is cited to establish the publication date of another citation or other special reason (as specified)	“Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art	
“O” document referring to an oral disclosure, use, exhibition or other means		
“P” document published prior to the international filing date but later than the priority date claimed	“&” document member of the same patent family	
Date of the actual completion of the international search 25 Jul. 2013 (25.07.2013)	Date of mailing of the international search report 29 Aug. 2013 (29.08.2013)	
Name and mailing address of the ISA/CN The State Intellectual Property Office, the P.R.China 6 Xitucheng Rd., Jimen Bridge, Haidian District, Beijing, China 100088 Facsimile No. 86-10-62019451	Authorized officer ZHAO, Zhimin Telephone No. (86-10)62414073	

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.
PCT/CN2012/085320

Patent Documents referred in the Report	Publication Date	Patent Family	Publication Date
US 2001027008 A1	04.10.2001	JP 2001217248 A	10.08.2001
US 2005064634 A1	24.03.2005	US 2011133304 A1	09.06.2011
		US 2009124027 A1	14.05.2009
		US 7868427 B2	11.01.2011
		US 2006216905 A1	28.09.2006
		US 7494930 B2	24.02.2009
		US 7071074 B2	04.07.2006
WO 03019641 A1	06.03.2003	EP 1419523 A1	19.05.2004
		KR 20040027990 A	01.04.2004
		AU 2002323248 A1	10.03.2003
		TW 573324 A	21.01.2004
		US 2004253810 A1	16.12.2004
		JP 2005501412 A	13.01.2005
		CN 1547763 A	17.11.2004
		CN 100524644 C	05.08.2009
		KR 100055564 B1	08.08.2011
US 2012168958 A1	05.07.2012	None	

INTERNATIONAL SEARCH REPORT

International application No.

PCT/CN2012/085320

A. CLASSIFICATION OF SUBJECT MATTER

H01L 21/768 (2006.01) i

H01L 21/321 (2006.01) i

H01L 21/3205 (2006.01) i