



HARDWARE BLOCK DIAGRAM



ANGLE A AND RADIUS R OF THE VECTOR $P = (x, y)$


FIG.1

INPUT-OUTPUT FUNCTIONS FOR CORDIC MODES




CIRCULAR (m=1), z → 0


$$K_1 = \prod_{j=0}^{n-1} (1 + \delta_j^2)^{1/2} \quad \text{for } n \text{ iterations}$$




CIRCULAR (m=1), A → 0




LINEAR (m=0), z → 0



LINEAR (m=0), A → 0




HYPERBOLIC (m = -1), z → 0



HYPERBOLIC (m = -1), A → 0


$$K_{-1} = \prod_{j=0}^{n-1} (1 - \delta_j^2)^{1/2} \quad \text{for } n \text{ iterations}$$

FIG.2



HARDWARE BLOCK DIAGRAM

FIG.3



FLOWCHART OF THE MICROPROGRAM CONTROL

FIG.4




FIG.5


RANGES OF EXTENDED FLOATING POINT NUMBERS

VALUE (MANTISSA) Exponent	BINARY REPRESENTATION	
	MANTISSA	EXPONENT
OVERFLOW (NOT REPRESENTABLE) $(1) 2^{127}$	0 1111 111	1111111 0
$(1 - 2^{-39}) 2^{127}$		
RANGE OF POSITIVE NUMBERS		+127
		+127
		+63
		+31
		0
		-32
		-64
		-128
$(\frac{1}{2}) 2^{-128}$	0 1000 000	0000000 1
UNDERFLOW (CANNOT BE NORMALIZED) $(\frac{1}{2} - 2^{-39}) 2^{-128}$	0 0111 111	0000000 1
0	0 0000 000	0000000 0
UNDERFLOW (CANNOT BE NORMALIZED) $(-\frac{1}{2}) 2^{-128}$	1 1000 000	0000000 1
$(-\frac{1}{2} - 2^{-39}) 2^{-128}$	1 0111 111	0000000 1
RANGE OF NEGATIVE NUMBERS		-128
		-128
		-64
		-32
		0
		+31
		+63
		+127
$(-1) 2^{127}$	1 0000 000	1111111 0
OVERFLOW (NOT REPRESENTABLE)		


FIG. 6

BASIC FPP OPERATIONS

A. UNARY FUNCTION ROUTINES



B. BINARY FUNCTION ROUTINES






FIG. 9A




FIG. 9B





FIG 9C






FIG. 10




FIG. IIA




FIG. 11B




FIG. 11C




FIG. 11D




FIG. IIE

FIG. IIA	FIG. IIB	FIG. IIC	FIG. IID	FIG. IIE
----------	----------	----------	----------	----------

FIG. I2

NOTES:

1. *INDICATES PIN NOT CONNECTED ON THIS MICROCIRCUIT PACKAGE.
2. ALL RESISTORS ARE 560 OHMS.
3. ROM PC WIRING SHOWN IN SIMPLIFIED FORM ABOVE.
ACTUAL WIRING OF EACH PACKAGE IS AS SHOWN BELOW.




FIG. 13

ROM ADDRESS CARD (02152-60005, REV.015)




FIG. 14A




FIG. 14B




FIG. 14C




FIG. 14D




FIG. 14E




FIG. 14F




FIG. 14-0





FIG. 14H

LOGIC DIAGRAM NOTES

1. UNLESS OTHERWISE INDICATED, pins 6 and 7 of quad latches (input control), pin 10 (read strobe), and unused clock input (pin 8 or 9) are tied to +4.75V.
2. Pin number of an input common to all four elements of the quad latches is shown adjacent to an arrowhead leading to the logic symbols.
3. MFF = Master flip-flop; SFF = Slave flip-flop.
4. P/O = "Part of ..."

BY8 ADDER



AY8 ADDER




FIG. 14I




FIG. 14-j




FIG. 14K




FIG. 14L




FIG. 14M




FIG. 14N




FIG. 140




FIG. 14P




FIG. 14Q




FIG. 14R

FIG. 14A	FIG. 14B	FIG. 14C	FIG. 14D	FIG. 14E	FIG. 14F	FIG. 14G	FIG. 14H	FIG. 14I
FIG. 14J	FIG. 14K	FIG. 14L	FIG. 14M	FIG. 14N	FIG. 14O	FIG. 14P	FIG. 14Q	FIG. 14R

FIG. 15




FIG. 16A




FIG. 16C




FIG. 16D




FIG. 16E




FIG. 16 F




FIG. 16G




FIG. 16 H




FIG. 16I




FIG. 16K




FIG. 16L




FIG. 16M





FIG. 16N

FIG. 16A	FIG. 16B	FIG. 16C	FIG. 16D	FIG. 16E	FIG. 16F	FIG. 16G
FIG. 16H	FIG. 16I	FIG. 16J	FIG. 16K	FIG. 16L	FIG. 16M	FIG. 16N

FIG. 17




FIG. 18A




FIG. 18B




FIG. 18C





FIG. 18D




FIG. 18F




FIG. 18G




FIG. 18H

FIG. 18A		FIG. 18B		FIG. 18C	
FIG. 18D	FIG. 18E	FIG. 18F	FIG. 18G	FIG. 18H	

FIG. 19




FIG 20A




FIG. 20B




FIG. 20C




FIG. 21




FIG. 22A




FIG. 22B




FIG.22C




FIG. 22D




FIG. 22E




FIG. 22F




FIG. 22 G




FIG.22H




FIG. 22I




FIG. 22




FIG. 22K




FIG. 22L




FIG. 22M




FIG. 22 N

FIG. 22A	FIG. 22B	FIG. 22C	FIG. 22D	FIG. 22E	FIG. 22F	FIG. 22G
FIG. 22H	FIG. 22I	FIG. 22J	FIG. 22K	FIG. 22L	FIG. 22M	FIG. 22N

FIG. 23




FIG. 24 A





FIG. 24B







FIG. 24D




FIG.24E




FIG. 24F




FIG. 24G




FIG. 24H

FIG. 24A		FIG. 24B		FIG. 24C	
FIG. 24D	FIG. 24E	FIG. 24F	FIG. 24G	FIG. 24H	

FIG. 25




FIG. 26A




FIG. 26B




FIG. 26C




FIG. 27




FIG 28A




FIG. 28B





FIG. 28C






FIG. 28E




FIG. 28F





FIG.28G






FIG. 28I




FIG. 28d




FIG. 28K




FIG. 28L




FIG. 28M





FIG. 28N

FIG. 28A	FIG. 28B	FIG. 28C	FIG. 28D	FIG. 28E	FIG. 28F	FIG. 28G
FIG. 28H	FIG. 28I	FIG. 28J	FIG. 28K	FIG. 28L	FIG. 28M	FIG. 28N

FIG. 29






FIG. 30B




FIG. 300




FIG 30D

10 MHz OSCILLATOR
DESIGN TAKEN FROM 2116
TIMING GENERATOR CARD
(02116 - 6281)




FIG.30E




FIG. 30F




FIG. 30G

NOTE:

1. ALL RESISTORS ARE 330 Ω 4 WATT 5% EXCEPT WHERE INDICATED
2. ALL QUAD LATCHES HAVE AN EXTERNAL PULL DOWN RESISTOR ADJACENT TO OUTPUT

FIG. 30A	FIG. 30B	FIG. 30C
FIG. 30D	FIG. 30E	FIG. 30F
		FIG. 30G

FIG. 31





FIG 32A






FIG. 32C





FIG. 32D




FIG. 32E




FIG. 32F




FIG. 32G




FIG. 32H

FIG. 32A		FIG. 32B		FIG. 32C	
FIG. 32D	FIG. 32E	FIG. 32F	FIG. 32G	FIG. 32H	

FIG. 33




FIG. 34A




FIG. 34B




FIG. 34C




FIG. 35




FIG. 36A




FIG. 36B




FIG. 36C




FIG. 36D

NOTE

1. ALL RESISTORS RATED $\frac{1}{4}$ WATT, 470Ω , $\pm 5\%$ EXCEPT AS NOTED
2. ALL QUAD LATCHES HAVE EXTERNAL PULL DOWN RESISTOR ON OUTPUT




FIG. 36E







FIG. 36F






FIG. 37

0 0 0 = L₀
 0 0 1 = L₁
 0 1 0 = L₂
 0 1 1 = L₃
 1 0 0 = EX₁
 1 0 1 = EX_M
 1 1 0 = EX_B
 1 1 1 = HLT

TEST CARD (02152-60008, REV 725)

I = ROL




FIG. 38A




FIG. 38B




FIG. 38C






FIG. 38D





NOTE

1. ☐ DENOTES 48 PIN CONNECTOR
2. DENOTES 86 PIN CONNECTOR
3. ALL QUAD LATCHES HAVE AN EXTERNAL PULL DOWN RESISTOR ADJACENT TO OUTPUT

FIG. 38F




FIG. 38 G





FIG. 38H



FLOW CHART FOR TEST BOARD CONTROLLER

FIG. 38I




FIG. 39




FIG. 40A




FIG. 40B




FIG. 40C





FIG. 40D

NOTE: CAPACITOR VALUES IN MICROFARADS UNLESS OTHERWISE INDICATED






FIG. 40F




FIG. 40G




FIG 40H




FIG. 40I




FIG. 40j

FIG. 40A	FIG. 40B	FIG. 40C	FIG. 40D	FIG. 40E
FIG. 40F	FIG. 40G	FIG. 40H	FIG. 40I	FIG. 40J

FIG. 41





FIG.42B

48 PIN JUMPER
ON FRONT OF BOARD



	1	2			1	2			1	2			GND
C57	3	4	A97	A97	3	4	A57	A57	3	4	B57		
C56	5	6	A96	A96	5	6	A56	A56	5	6	B56		
C55	7	8	A95	A95	7	8	A55	A55	7	8	B55		
C54	9	10	A94	A94	9	10	A54	A54	9	10	B54		
C53	11	12	A93	A93	11	12	A53	A53	11	12	B53		
C52	13	14	A92	A92	13	14	A52	A52	13	14	B52		
C51	15	16	A91	A91	15	16	A51	A51	15	16	B51		
C50	17	18	A90	A90	17	18	A50	A50	17	18	B50		
TM1	19	20	CPA		19	20	C1A	R31	19	20	R27		
D77	21	22	B77		21	22	SRT	R30	21	22	R26		
D76	23	24	B76		23	24	RY4	RY4	23	24	R25		
D75	25	26	B75		25	26	RY5	RY5	25	26	R24		
D74	27	28	B74		27	28	RY3	RY3	27	28	R23		
D73	29	30	B73		29	30	RY2	RY2	29	30	R22		
D72	31	32	B72		31	32	RY0	RY0	31	32	R28		
D71	33	34	B71		33	34	RY1	RY1	33	34	R29		
D70	35	36	B70		35	36	RYS	RYS	35	36	SRC		
TM3	37	38	TM2		37	38	RYE	RYE	37	38	SRB		
	39	40			39	40			39	40			
	41	42	TSB	A00	41	42	AB8	ENC	41	42	SRA	+ 4.75	

FIG. 42C

JAR	43	44	EPF	JAR	43	44	EPF	OSC	43	44	CPC	43	44	43	44
TS7	45	46	BOO	45	46	OSC	45	46	45	46	OSC	45	46	45	46
-2	47	48		47	48		47	48	47	48		47	48	47	48
R11	49	50	R5	49	50	R5	49	50	49	50	R5	49	50	49	50
R10	51	52	R4	51	52	R4	51	52	51	52	R4	51	52	51	52
R9	53	54	R3	53	54	R3	53	54	53	54	R3	53	54	53	54
R8	55	56	R2	55	56	R2	55	56	55	56	R2	55	56	55	56
R7	57	58	R1	57	58	R1	57	58	57	58	R1	57	58	57	58
R6	59	60	R0	59	60	R0	59	60	59	60	R0	59	60	59	60
	61	62	S24	61	62	S24	61	62	61	62		61	62	61	62
R40	63	64	RA1	63	64	RA1	63	64	63	64	CIA	63	64	63	64
	65	66	RA2	65	66	RA2	65	66	65	66	PCY	65	66	65	66
CLOCK	67	68		67	68		67	68	67	68		67	68	67	68
IRM	69	70	SYSB	69	70	IRM	69	70	69	70		69	70	69	70
ICL	71	72	RA3	71	72	ICL	71	72	71	72	CIC	71	72	71	72
RA5	73	74	RA4	73	74	RA5	73	74	73	74	TMI	73	74	73	74
RA7	75	76	TST	75	76	RA7	75	76	75	76	TM2	75	76	75	76
Y0	77	78	RA8	77	78	RA8	77	78	77	78	TM3	77	78	77	78
Y1	79	80	RA6	79	80	RA6	79	80	79	80	TM4	79	80	79	80
Y2	81	82	CON	81	82	CON	81	82	81	82	CON	81	82	81	82
CLOCK	83	84		83	84		83	84	83	84		83	84	83	84
GND	85	86		85	86		85	86	85	86		85	86	85	86

A7

TEST

A8

ROM ADDRESS

A9

ROM

A10

'D' REGISTER

A11

'D' SHIFTER

NOTE :

DIAGRAM VIEWED FROM BACK PLANE

FIG.42D

	43 44			43 44			43 44	
	45 46	SYO	TSB	45 46	TSB	TCB	45 46	SYO
	47 48			47 48			47 48	
SRC	49 50	SY1	TM4	49 50		SRB	49 50	SY1
	51 52	SY2	B77	51 52	B77		51 52	SY2
	53 54	SY3	B76	53 54	B76		53 54	SY3
	55 56		B75	55 56	B75		55 56	BP3
	57 58		B74	57 58	B74		57 58	BP4
	59 60		B73	59 60	B73		59 60	BP5
	61 62		B72	61 62	B72		61 62	BP6
BI8	63 64	RRC	B71	63 64	B71	BI8	63 64	RRB
	65 66	PCY	B70	65 66	B70	BSX	65 66	PCY
	67 68			67 68			67 68	
	69 70			69 70			69 70	
CSO	71 72	SYS		71 72	BSO	BSO	71 72	SYS
CSI	73 74	SY4		73 74	BS1	BS1	73 74	SY4
CS2	75 76	SY5		75 76	BS2	BS2	75 76	SY5
CS3	77 78	SYE		77 78	BS3	BS3	77 78	SYE
CS4	79 80	CS6	BS6	79 80	BS4	BS4	79 80	BS6
CS5	81 82	CS7	BS7	81 82	BS5	BS5	81 82	BS7
	83 84			83 84			83 84	
	85 86			85 86			85 86	

A12

'C' ADDER

A13

'B' SHIFTER

A14

'B' ADDER

FIG.42E




FIG.42F

FIG. 42A	FIG. 42B	FIG. 42C
FIG. 42D	FIG. 42E	FIG. 42F

FIG. 43




FIG. 44A




FIG. 44 B






FIG. 44C



ENTRY ROUTINE FLOWCHART




FIG. 45




FIG. 46A




FIG. 46B

FIG. 46C

ENTRY/FIX/LOAD/LOAD I/ ROUND FLOWCHARTS




FIG. 47




FIG. 48A




FIG. 48B




FIG. 48C




FIG. 48D

ADD/SUB/ABS/NEG FLOWCHARTS




FIG. 49




FIG. 50A




FIG. 50B





FIG. 50C

OVERFLOW/NORMALIZE FLOWCHARTS




FIG. 51





FIG. 52A



MULTIPLY/INITIALIZE FLOWCHARTS




FIG. 53

SHEET 188 OF 233





FIG. 54A



DIVISION ROUTINE FLOWCHARTS




FIG. 55




FIG. 56A




FIG. 56C




FIG. 56D

SIN/COS/TAN/HYPER PRESCALE FLOWCHARTS





FIG. 57

SHEET 196 OF 233






FIG. 58B




FIG. 580

SIN RESOLVER FLOWCHARTS




FIG. 59




FIG. 60A




FIG. 60B




FIG. 60C

ARCTAN ROUTINE FLOWCHARTS





FIG. 61






FIG. 62B




FIG. 62C




FIG. 62D

HYPERBOLIC PERSCALE FLOWCHART




FIG. 63




FIG. 64A




FIG. 64B




FIG. 64C




FIG. 64D

TO SIN RESOLVE

SINH/COSH RESOLVE FLOWCHARTS




FIG. 65




FIG. 66A




FIG. 66B




FIG. 66C




FIG. 66D

$\ln/\text{ARCTANH}/\text{Sgt.}$ PRESCALE FLOWCHARTS




FIG. 67




FIG. 68A




FIG. 68B




FIG. 68C

ARC HYPER RESOLVE FLOWCHARTS




FIG. 69





FIG. 70A



DIAGNOSTIC ROUTINE FLOWCHARTS




FIG. 71




FIG. 72




FIG. 73

ROM INSTRUCTION CODING




FIG. 74

ADDRESSABLE READING BY SHIFTER





FIG 75

A-SHIFTER SELECTION PROCESS


STEP 1

PRESELECTION
BY AS5, AS4, AS3



STEP 2

FINAL SELECTION
BY AS2, AS1, AS0



SHIFT BYTE DECODING (AS)															
AS5 AS4 AS3								AS2 AS1 AS0							
7	6	5	4	3	2	1	0	SV7	SV6	SV5	SV4	SV3	SV2	SV1	SV0
									</						




FIG 77

VOLTAGE LIMIT RANGES




FIG 78

LINE-FAIL SENSING




FIG.79

ELEMENTARY FLOATING POINT CORDIC FUNCTION PROCESSOR AND SHIFTER

BACKGROUND OF THE INVENTION

This invention relates to a coordinate rotational digital computer (CORDIC) floating-point processor for computing elementary functions and to a data shifter for use therein.

Conventional minicomputers without floating-point hardware, such as the Hewlett-Packard 2116B, typically have a floating-point software precision of about 24 bits of mantissa and 8 bits of exponent (i.e., double precision) and a processing time of about 500 microseconds for addition, subtraction, multiplication, and division and about 10,000 microseconds for trigonometric and hyperbolic functions. Some floating-point processors are available for increasing the precision, decreasing the processing time, and extending the capability of such minicomputers. However, these floating-point processors can only perform a few elementary functions, typically limited to addition, subtraction, multiplication, division, and, in some cases, square root. A CORDIC processor is available that can perform many additional elementary functions including trigonometric functions. However, this CORDIC processor is unable to handle floating-point arguments and is inaccurate for small arguments. In addition, the present CORDIC processor employs bit-serial shifters and adder-subtractors which makes the processing time slower than desired. Parallel shifters and adder-subtractors could be employed to increase its speed. However, to do so would substantially increase the cost of the CORDIC processor since parallel shifters and adder-subtractors are much more expensive than bit-serial shifters and adder-subtractors.

SUMMARY OF THE INVENTION

An object of this invention is to provide an improved processor for extending the hardware computing capability of a minicomputer.

Another object of this invention is to provide a faster and more accurate processor for performing an increased number of elementary functions economically.

Another object of this invention is to provide a CORDIC floating-point processor.

Another object of this invention is to provide a CORDIC floating-point processor for handling floating-point arguments and maintaining full accuracy for small arguments.

Still another object of this invention is to provide a shifter that is faster than conventional bit-serial shifters and less expensive than conventional parallel shifters.

Other and incidental objects of this invention will become apparent from a reading of this specification and an inspection of the accompanying drawings.

These objects are accomplished according to the preferred embodiment of this invention by employing three arithmetic units and three shifters operated in parallel, a read-only memory, a data storage register for storing constants read from the read-only memory, and control logic to provide a CORDIC floating-point processor that may be controlled by a microprogram stored in the read-only memory or, alternatively, by a tester. The microprogram includes a set of routines for performing the elementary functions of addition, subtraction, multiplication, division, absolute value, entier, complement, cosine, sine, tangent, arctangent, hyper-

bolic cosine, hyperbolic sine, hyperbolic tangent, archhyperbolic tangent, exponential, natural logarithm, square root, round to nearest integer, and round to twenty-four bits. The routines for performing multiplication, division, the aforementioned trigonometric and hyperbolic functions, natural logarithm, exponential, and square root are based on a unified algorithm for performing all of these last-mentioned functions in order to simplify the control and hardware of the CORDIC floating-point processor. Each routine is optimized to perform one or more elementary functions. The control logic allows two levels of microprogrammed sub-routines and permits conditional and imperative micro-instructions to be executed simultaneously. Each arithmetic unit includes an adder-subtractor and an associated data storage register. The contents of these data storage registers are prescaled before performing selected elementary functions to provide an argument having a scale factor and a mantissa that falls within the domain of convergence of the unified algorithm. If the mantissa is small, it may also be prenormalized and maintained in a normalized form while the selected elementary function is performed. Certain steps of the unified algorithm for performing hyperbolic functions are repeated to maintain the convergence requirement while decreasing the processing time. Each shifter is capable of reading a fixed plural number of consecutive bits, beginning with any bit position, from an associated one of the data storage registers.

DESCRIPTION OF THE DRAWINGS

FIG. 1 represents the angle and radius of a vector in a coordinate system parameterized by m .

FIG. 2 illustrates the input-output functions for CORDIC modes.

FIG. 3 is a simplified schematic diagram of a CORDIC floating point processor according to the preferred embodiment of this invention.

FIG. 4 is a simplified flow chart of the microprogram control for the CORDIC floating point processor of FIG. 3.

FIG. 5 represents different data formats including the extended floating point data format employed by the CORDIC floating point processor of FIG. 3.

FIG. 6 illustrates the ranges of extended floating point numbers.

FIG. 7 is a simplified schematic diagram illustrating the unary function routines.

FIG. 8 is a simplified schematic diagram illustrating the binary function routines.

FIGS. 9A-D are detailed block diagrams of a CORDIC floating point processor according to the preferred embodiment of this invention.

FIG. 10 is a composite figure map of FIGS. 9A-D.

FIGS. 11A-E are logic diagrams of the read-only memory portions of FIGS. 9A-D.

FIG. 12 is a composite figure map of FIGS. 11A-E.

FIG. 13 is a wiring diagram of the read-only memory of FIGS. 11A-E.

FIGS. 14A-R are logic diagrams of the read-only memory addressing portions of FIGS. 9A-D.

FIG. 15 is a composite figure map of FIGS. 14A-R.

FIGS. 16A-N are logic diagrams of the A-adder of FIGS. 9A-D.

FIG. 17 is a composite figure map of FIGS. 16A-N.

FIGS. 18A-H are logic diagrams of the A-shifter of FIGS. 9A-D.

FIG. 19 is a composite figure map of FIGS. 18A-H. FIGS. 20A-C are logic diagrams of the transfer gates for the D-shifter.

FIG. 21 is a composite figure map of FIGS. 20A-C. FIGS. 22A-N are logic diagrams of the B-adder of FIGS. 9A-D.

FIG. 23 is a composite figure map of FIGS. 22A-N. FIGS. 24A-H are logic diagrams of the B-shifter of FIGS. 9A-D.

FIG. 25 is a composite figure map of FIGS. 24A-H. FIGS. 26A-C are logic diagrams of the multiplexor for the B-shifter of FIGS. 9A-D.

FIG. 27 is a composite figure map of FIGS. 26A-C. FIGS. 28A-N are logic diagrams of the C-adder of FIGS. 9A-D.

FIG. 29 is a composite figure map of FIGS. 28A-N. FIGS. 30A-G are logic diagrams of the D-register of FIGS. 9A-D.

FIG. 31 is a composite figure map of FIGS. 30A-G. FIGS. 32A-H are logic diagrams of the D-shifter of FIGS. 9A-D.

FIG. 33 is a composite figure map of FIGS. 32A-H. FIGS. 34A-C are logic diagrams of the multiplexor for the D-shifter of FIGS. 9A-D.

FIG. 35 is a composite figure map of FIGS. 34A-C. FIGS. 36A-G are logic diagrams of an interface card for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 37 is a composite figure map of FIGS. 36A-G. FIGS. 38A-I are logic diagrams of a tester for use with the CORDIC floating point processor of FIGS. 9A-D.

FIG. 39 is a composite figure map of FIGS. 38A-I. FIGS. 40A-J are schematic diagrams of the power supply for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 41 is a composite figure map of FIGS. 40A-J. FIGS. 42A-F are block plain wiring diagrams for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 43 is a composite figure map of FIGS. 42A-F. FIGS. 44A-D are flow charts for the entry routine for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 45 is a composite figure map of FIGS. 44A-D. FIGS. 46A-C are flow charts for the enter/fix/load/-load l/round routines for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 47 is a composite figure map of FIGS. 46A-C. FIGS. 48A-D are flow charts for the addition/subtraction/absolute/negative routines for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 49 is a composite figure map of FIGS. 48A-D. FIGS. 50A-C are flow charts for the overflow/normalize routines for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 51 is a composite figure map of FIGS. 50A-C. FIGS. 52A-B are flow charts for the multiply/initialize routines for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 53 is a composite figure map of FIGS. 52A-B. FIGS. 54A-B are flow charts for the division routine for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 55 is a composite figure map of FIGS. 54A-B. FIGS. 56A-D are flow charts for the sine/cosine/tangent/hyperbolic prescale routines for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 57 is a composite figure map of FIGS. 56A-D.

FIGS. 58A-C are flow charts for the sine resolver routine for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 59 is a composite figure map of FIGS. 58A-C. FIGS. 60A-C are flow charts for the arctangent routine for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 61 is a composite figure map of FIGS. 60A-C. FIGS. 62A-D are flow charts for the hyperbolic prescale routine for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 63 is a composite figure map of FIGS. 62A-C. FIGS. 64A-D are flow charts for the hyperbolic sine/hyperbolic cosine resolver routine.

FIG. 65 is a composite figure map of FIGS. 64A-D. FIGS. 66A-D are flow charts for the natural log/hyperbolic arctangent/square root prescale routine for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 67 is a composite figure map of FIGS. 66A-D. FIGS. 68A-C are flow charts for the arc hyper resolve routine for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 69 is a composite figure map of FIGS. 68A-C. FIGS. 70A-B are flow charts for the diagnostic routine for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 71 is a composite figure map of FIGS. 70A-B. FIG. 72 illustrates a clock timing diagram for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 73 illustrates the instruction execution timing diagram for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 74 represents the instruction coding of the read-only memory of the CORDIC floating point processor of FIGS. 9A-D.

FIG. 75 illustrates the addressable reading of a data storage register by an associated one of the shifter of the CORDIC floating point processor of FIGS. 9A-D.

FIG. 76 illustrates the A-shifter selection process of the CORDIC floating point processor of FIGS. 9A-D.

FIG. 77 is a block diagram of a power supply for the CORDIC floating point processor of FIGS. 9A-D.

FIG. 78 illustrates the voltage limit ranges of the power supply of FIG. 77.

FIG. 79 shows a partial filter power supply waveform used to detect power failure.

DESCRIPTION OF THE PREFERRED EMBODIMENT

INTRODUCTION

A floating-point processor (FPP) for extending the hardware computing capability of a minicomputer (COMP), such as the Hewlett-Packard 2116B, to include high-speed, extended-precision mathematical functions is described herein. The processing time of the FPP is in the range of 20 to 75 microseconds for floating-point addition, subtraction, multiplication, and division and in the range of 20 to 200 microseconds for the remaining mathematical functions. The precision of the FPP is 40 bits of mantissa and 8 bits of exponent (i.e., triple precision), which is equivalent to an accuracy of 12 decimal digits, and the accuracy is limited only by the truncation of input arguments. Triple-store and triple-load instructions are provided to transfer the triple-length quantities between an extended floating-point accumulator and three consecutive memory locations of the COMP. To provide compatibility with dou-

ble-precision data, instructions are also provided for performing the necessary format conversions. Both integer and floating-point double-precision data may be used.

Functionally, the FPP can be regarded as a calculator under the control of the COMP. In the same way that a human operator manually uses a free-standing calculator, the COMP enters an argument into the FPP and then issues a command to calculate a selected function of the argument. The answer appears in much less time than the COMP would have taken to calculate it. Thus, the benefits derived from the FPP by the COMP are much the same as the benefits derived from the calculator by the human operator, namely, speed and efficiency.

A UNIFIED ALGORITHM FOR ELEMENTARY FUNCTIONS

The FPP includes a set of routines based on a single unified algorithm for the calculation of elementary functions including multiplication, division, sine, cosine, tangent, arctangent, hyperbolic sine, hyperbolic cosine, hyperbolic tangent, archyperbolic tangent, natural logarithm, exponential, and square root. The basis for the unified algorithm is coordinate rotation in a linear, circular, or hyperbolic coordinate system depending on which function is to be calculated. The only operations required are shifting, adding, subtracting, and the recall of prestored constants.

Referring to FIG. 1, the radius R and the angle A of the vector $P = (x, y)$ are defined as follows in a coordinate system parameterized by m :

$$R = [x^2 + my^2]^{1/2},$$

(1)

$$A = m^{-1/2} \tan^{-1} [m^{1/2} y/x].$$

(2)

It can be shown that R is the distance from the origin to the intersection of the curve of constant radius with the x axis, while A is twice the area enclosed by the vector, the x axis, and the curve of constant radius, divided by the radius squared. The curves of constant radius for the circular ($m=1$), linear ($m=0$), and hyperbolic ($m=-1$) coordinate systems are shown in FIG. 1.

Let a new vector $P_{i+1} = (x_{i+1}, y_{i+1})$ be obtained from $P_i = (x_i, y_i)$ according to

$$x_{i+1} = x_i + m y_i \delta_i$$

(3)

$$y_{i+1} = y_i - x_i \delta_i,$$

(4)

where m is the parameter for the coordinate system, and δ_i is an arbitrary value. The angle radius of the new vector in terms of the old are given by

$$A_{i+1} = A_i - \alpha_i$$

(5)

$$R_{i+1} = R_i * K_i,$$

(6)

where

$$\alpha_i = m^{-1/2} \tan^{-1} [m^{1/2} \delta_i]$$

(7)

$$K_i = [1 + m \delta_i^2]^{1/2}.$$

(8)

The angle and radius are modified by quantities which are independent of the coordinate values. Table 1 gives the equations for α and K after applying identities A2 and A5 in Table 2.

TABLE 1
Angles and Radius Factors

Coordinate System	Angle	Radius Factor
m	α_i	K_i
1	$\tan^{-1} \delta_i$	$(1 + \delta_i^2)^{1/2}$
0	δ_i	1
-1	$\tanh^{-1} \delta_i$	$(1 - \delta_i^2)^{1/2}$

TABLE 2

Mathematical identities

Let $i = \sqrt{-1}$

$$z = \lim_{m \rightarrow 0} m^{-1/2} \sin (z \sqrt{m}) \quad (A1)$$

$$z = \lim_{m \rightarrow 0} m^{-1/2} \tan^{-1} (z \sqrt{m}) \quad (A2)$$

$$\sinh z = -i \sin (iz) \quad (A3)$$

$$\cosh z = \cos (is) \quad (A4)$$

$$\tanh^{-1} z = -i \tan^{-1} (iz) \quad (A5)$$

For n iterations we find:

$$A_n = A_0 - \alpha \quad (9)$$

$$R_n = R_0 * K, \quad (10)$$

where

$$\alpha = \sum_{i=0}^{n-1} \alpha_i, \quad (11)$$

$$K = \prod_{i=0}^{n-1} K_i. \quad (12)$$

The total change in angle is just the sum of the incremental changes while the total change in radius is the product of the incremental changes.

If a third variable z is provided for the accumulation of the angle variations,

$$z_{i+1} = z_i + \alpha_i \quad (13)$$

and the set of difference equations (3), (4), and (13) is solved for n iterations, we find:

$$x_n = K \{x_0 \cos(\alpha \sqrt{m}) + y_0 m^{1/2} \sin(\alpha \sqrt{m})\} \quad (14)$$

$$y_n = K \{y_0 \cos(\alpha \sqrt{m}) - x_0 m^{-1/2} \sin(\alpha \sqrt{m})\} \quad (15)$$

$$z_n = z_0 + \alpha, \quad (16)$$

where α and K are as in equations (11) and (12). These relations are summarized in FIG. 2 for $m=1$, $m=0$ and $m=-1$ for the following special cases:

1. A is forced to zero: $y_n = 0$;

2. z is forced to zero: $z_n = 0$.

The initial values x_0, y_0, z_0 are shown on the left of each block in FIG. 2 while the final values x_n, y_n, z_n are shown on the right. The identities given in Table 2 were used to simplify these results.

By the proper choice of the initial values the functions $x-z, y/x, \sin z, \cos z, \tan^{-1} z, \sinh z, \cosh z$, and $\tanh^{-1} z$ may be obtained. In addition the following functions may be generated:

$$\tan z = \sin z / \cos z \quad (17)$$

$$\tanh z = \sinh z / \cosh z \quad (18)$$

$$\exp z = \sinh z + \cosh z \quad (19)$$

$$\ln w = 2 \tanh^{-1}[y/x], \text{ where } x = w+1 \text{ and } y = w-1 \quad (20)$$

$$\sqrt{w} = \sqrt{x^2 - y^2}, \text{ where } x = w + (1/4) \text{ and } y = w - (1/4). \quad (21)$$

The angle A of the vector P may be forced to zero by a converging sequence of rotations α_i which at each step brings the vector closer to the positive x axis. The magnitude of each element of the sequence may be predetermined, but the direction of rotation must be determined at each step such that

$$|A_{i+1}| = |A_i| - \alpha_i. \quad (22)$$

The sum of the remaining rotations must at each step be sufficient to bring the angle to at least within α_{n-1} of zero, even in the extreme case where $A_i = 0, |A_{i+1}| = \alpha_i$. Thus,

$$\alpha_i - \sum_{j=i+1}^{n-1} \alpha_j < \alpha_{n-1}. \quad (23)$$

The domain of convergence is limited by the sum of the rotations:

$$|A_0| - \sum_{j=0}^{n-1} \alpha_j < \alpha_{n-1} \quad (24)$$

$$\max |A_0| = \alpha_{n-1} + \sum_{j=0}^{n-1} \alpha_j. \quad (25)$$

To show that A converges to within α_{n-1} of zero within n steps we first prove the following theorem:

$$|A_i| < \alpha_{n-1} + \sum_{j=i}^{n-1} \alpha_j, \quad (26)$$

which holds for $i \geq 0$.

We proceed by induction on i . The hypothesis (26) holds for $i=0$ by (24). We now show that if the hypothesis is true for i then it is also true for $i+1$. Subtracting α_i from (26) and applying (23) at the left side yields

$$-\left[\alpha_{n-1} + \sum_{j=i+1}^{n-1} \alpha_j\right] < -\alpha_i < |A_i| - \alpha_i < \left[\alpha_{n-1} + \sum_{j=i+1}^{n-1} \alpha_j\right]. \quad (27)$$

Application of (22) then yields

$$|A_{i+1}| < \alpha_{n-1} + \sum_{j=i+1}^{n-1} \alpha_j, \quad (28)$$

as was to be shown. Therefore, by induction, the hypothesis holds for all $i \geq 0$.

In particular, the theorem is true for $i=n$ so that

$$|A_n| < \alpha_{n-1}. \quad (29)$$

The same scheme may be used to force the angle in z to zero. The proof of convergence proceeds exactly as before except that A is replaced by z in equations (22) through (29). By equation (25) z has the same domain of convergence as A ,

$$\max |z_0| = \max |A_0|. \quad (30)$$

Note that since K is a function of δ_i^2 , where $\delta_i = m^{-1/2} \tan[m^{1/2} \alpha_i]$, K is independent of the sequence of signs chosen for the α_i . Thus, for a fixed sequence of α_i magnitudes the constant $1/K$ may be used as an initial value to counteract the factor K present in the final values.

The practical use of the algorithm is based on the use of shifters to effect the multiplication by δ_i . If ρ is the radix of the number system and F_i is an array of integers, where $i \geq 0$, then a multiplication of x by

$$\delta_i = \rho^{-F_i} \quad (31)$$

is simply a shift of x by F_i places to the right. The integers F_i must be chosen such that the angles

$$\alpha_{m, F_i} = m^{-1/2} \tan^{-1}(m^{1/2} \rho^{-F_i}) \quad (32)$$

satisfy the convergence criterion (23). The domain of convergence is then given by (25).

Table 3 shows some F sequences, convergence ranges, and radius factors for a binary code.

TABLE 3

Shift Sequences for a Binary Code

radix ρ	coordinate system m	shift sequence $F_{m,i}, i \geq 0$	domain of convergence $\max A_0 $	radius factor K
2	1	0, 1, 2, 3, 4, ...	~1.74	~1.65
2	0	1, 2, 3, 4, 5, ...	1.0	1.0
2	-1	1, 2, 3, 4, 5, ...*	~1.13	~0.80

*for $m = -1$ the following integers are repeated: {4, 13, 40, 121, ..., $k, 3k+1, \dots$ }

The hyperbolic mode ($m = -1$) is somewhat complicated by the fact that for $\alpha_i = \tanh^{-1}(2^{-i})$ the convergence criterion (23) is not satisfied. However, it can be shown that

$$\alpha_i - \sum_{j=i+1}^{n-1} \alpha_j - \alpha_{3i+1} < \alpha_{n-1} \quad (33)$$

and that, therefore, if the integers {4, 13, 40, 121, ..., $k, 3k+1, \dots$ } in the F_i sequence are repeated then (23) becomes true.

The limited domain imposed by the convergence criterion (25) may be extended by means of the prescaling identities shown in Table 4. For example, to calculate the sin of a large argument, we first divide the argument by $\pi/2$ obtaining a quotient Q and a remainder D

where $|D| < \pi/2$. The table shows that only $\sin D$ or $\cos D$ need be calculated and that $\pi/2$ is within the domain of convergence. Note that the sine and cosine can be generated simultaneously by the CORDIC algorithm and that the answer may then be chosen as plus or minus one of these according to $Q \bmod 4$. As a second example, to calculate the logarithm of a large argument we first shift the argument's binary point E places until it is just to the left of the most significant non-zero bit. The fraction M then satisfies $0.5 \leq M < 1.0$ and as shown in the table therefore falls within the domain of convergence. The answer is calculated as $\log_e M + E \cdot \log_e 2$.

dent of the absolute size of the argument. To accomplish this for very small arguments it is necessary to keep each storage register in a normalized form; i.e., in a form where there are no leading zeros. It is possible to do this by transforming the iteration equations (3), (4), (13) to a normalized form according to the following substitutions:

$$x \text{ becomes } x' \quad (34)$$

$$y \text{ becomes } y' \cdot 2^{-E} \quad (35)$$

TABLE 4

Prescaling identities	Domain	Domain of convergence
$\sin (Q\pi/2 + D) = \begin{cases} \sin D & \text{if } Q \bmod 4 = 0 \\ \cos D & \text{if } Q \bmod 4 = 1 \\ -\sin D & \text{if } Q \bmod 4 = 2 \\ -\cos D & \text{if } Q \bmod 4 = 3 \end{cases}$	$ D < \pi/2 = 1.57$	1.74
$\cos (Q\pi/2 + D) = \begin{cases} \cos D & \text{if } Q \bmod 4 = 0 \\ -\sin D & \text{if } Q \bmod 4 = 1 \\ -\cos D & \text{if } Q \bmod 4 = 2 \\ \sin D & \text{if } Q \bmod 4 = 3 \end{cases}$	$ D < \pi/2 = 1.57$	1.74
$\tan (Q\pi/2 + D) = \sin (Q\pi/2 + D) / \cos (Q\pi/2 + D)$	$ D < \pi/2 = 1.57$	1.74
$\tan^{-1} (1/y) = \pi/2 - \tan^{-1} (y)$	$ y < 1.0$	∞
$\sinh (Q \log_e 2 + D) = 2^{Q/2} [\cosh D + \sinh D - 2^{-2Q} (\cosh D - \sinh D)]$	$ D < \log_e 2 = 0.69$	1.13
$\cosh (Q \log_e 2 + D) = 2^{Q/2} [\cosh D + \sinh D + 2^{-2Q} (\cosh D - \sinh D)]$	$ D < \log_e 2 = 0.69$	1.13
$\tanh (Q \log_e 2 + D) = \sinh (Q \log_e 2 + D) / \cosh (Q \log_e 2 + D)$	$ D < \log_e 2 = 0.69$	1.13
$\tanh^{-1} (1 - M \cdot 2^{-E}) = \tanh^{-1} (T) + E/2 \cdot \log_e 2$ where $T = (2 - M - M \cdot 2^{-E}) / (2 + M - M \cdot 2^{-E})$	$0.17 < T < 0.75$ for $0.5 \leq M < 1, E \geq 1$	$(-0.81, 0.81)$
$\exp (Q \log_e 2 + D) = 2^Q (\cosh D + \sinh D)$	$ D < \log_e 2 = 0.69$	1.13
$\log_e (M \cdot 2^E) = \log_e M + E \cdot \log_e 2$	$0.5 \leq M < 1.0$	(0.10, 9.58)
$\text{sqrt} (M \cdot 2^E) = \begin{cases} 2^{E/2} \cdot \text{sqrt} (M) & \text{if } E \bmod 2 = 0 \\ 2^{(E+1)/2} \cdot \text{sqrt} (M/2) & \text{if } E \bmod 2 = 1 \end{cases}$	$0.25 \leq M/2 < 0.5$	(0.03, 2.42)
$(M_x \cdot 2^{E_x}) \cdot (M_y \cdot 2^{E_y}) = (M_x \cdot M_y) \cdot 2^{E_x + E_y}$	$0.5 \leq M_x < 1.0$	$(-1.0, 1.0)$
$(M_y \cdot 2^{E_y}) / (M_x \cdot 2^{E_x}) = (M_y / M_x) \cdot 2^{E_y - E_x}$	$0.25 \leq M_y / M_x < 1.0$	$(-1.0, 1.0)$

The accuracy at the n^{th} step is determined in theory by the size of the last of the converging sequence of rotations α_i , and for large n is approximately equal in digits to F_{n-1} . The accuracy in digits may conveniently be made equal to L , the length of storage used for each variable, by choosing n such that $F_{n-1} = L$.

In practice the accuracy is limited by the finite length of storage. The truncation of input arguments performed to make them fit within the storage length gives rise to unavoidable error, the size of which depends on the sensitivity of the calculated function to small changes in the input argument. In a binary code, the truncation of intermediate results after each of L iterations gives rise to a total of at most $\log_2 L$ bits of error. This error can be rendered harmless by using $L + \log_2 L$ bits for the storage of intermediate results.

In a normalized floating point number system it is desirable that all L bits of the result be accurate, independent

$$z \text{ becomes } z' \cdot 2^{-E} \quad (36)$$

$$\alpha_F \text{ becomes } \alpha_F' \cdot 2^{-F}, \quad (37)$$

where E , a positive integer, is chosen such that the initial argument, placed into either the y or z register, is normalized.

The result of the substitutions is:

$$x' \leftarrow x' + my' \cdot 2^{-(F+E)} \quad (38)$$

$$y' \leftarrow y' - x' \cdot 2^{-(F-E)} \quad (39)$$

$$z' \leftarrow z' + \alpha_F' \cdot 2^{-(F-E)} \quad (40)$$

For simplicity the subscripts i and $i+1$ have been dropped. Instead, α has been expressed as a function of F as in equation (32), and the replacement operator ($\leftarrow$) has been used. The value of i may be initialized such that $F_i = E$:

$$i_{\text{initial}} \leftarrow \{i \mid F_i = E\}. \quad (41)$$

The value of n may be chosen such that L significant bits are obtained:

$$n \leftarrow \{n \mid F_{n-1} - E = L\}. \quad (42)$$

Note that $n - i_{\text{initial}} \approx L$ and that therefore providing $L + \log_2 L$ bits for the storage of intermediate results is still adequate.

The radius factor K is now a function of $i = i_{\text{initial}}$ as well as m ,

$$K_{m,i} = \prod_{j=i}^{n-1} (1 + m2^{-2F_j})^{1/2}. \quad (43)$$

Fortunately, not all the reciprocal constants $1/K_{m,i}$ need to be stored since for large values of i

$$(1/K_{m,i}) \approx 1 - m(2/3)2^{-2i} \quad (44)$$

and therefore all the constants having $i > L/2$ are identical to within L significant bits. Therefore, only $L/2$ constants need to be stored for $m = +1$ and also for $m = -1$. For $m=0$ no constants need to be stored since $K_{0,i} = 1$ for $i \geq 1$.

A similar savings in storage can be made for the angle constants $\alpha_{m,F}$ since for large values of F

$$\alpha_{m,F}' = \alpha_{m,F} * 2^F \approx 1 - m(1/3)2^{-2F} \quad (45)$$

and, thus, as for the K constants, only $L/2$ constants need to be stored for $m = +1$ and also for $m = -1$. For

$m=0$ no constants need to be stored since $\alpha_{0,F}' = 1$ for $F \geq 1$.

GENERAL DESCRIPTION

As shown in FIG. 3, the FPP includes three identical arithmetic units 10, 12, and 14 operated in parallel. Each arithmetic unit contains a 64-bit register 16, 18, or 20, an 8-bit parallel adder/subtractor 22, 24, or 26, and an 8-out-of-48 multiplex shifter 28, 30, or 32. The assembly of arithmetic units is controlled by a microprogram stored in a read-only memory (ROM) 34, which also contains the angle and radius-correction constants. The ROM contains 512 words of 48 bits each and operates on a cycle time of 200 nanoseconds.

The essential aspects of the microprogram used to execute the unified CORDIC algorithm are shown in FIG. 4. The initial argument and correction constants are loaded into the three registers 16, 18, and 20, and m is set to one of the three values 1, 0, -1. If the initial argument is small, it is normalized and E is set to minus the binary exponent of the result, otherwise, E is set to zero. Next, i is initialized to a value such that $F_{m,i} = E$. A loop is then entered and is repeated until $F_{m,i} - E = L$. In this loop the direction of rotation necessary to force either of the angles A or z to zero is chosen; the binary variable σ , used to control the three adder/subtractors 22, 24, and 26, is set to either +1 or -1; and the iteration equations in block 36 or 38 are executed.

Table 5 gives a breakdown of the maximum execution times for the routines performed by the FPP. The figures in the column marked "data transfers from computer" are the times for operand and operation code transfers between the FPP and the COMP and vary depending upon the COMP used and how it is interfaced with the FPP. The FPP retains the result of each executed function. Thus, the binary functions add, subtract, multiply and divide require only one additional operand to be supplied, and the unary functions do not require any operand transfers. The first operand is loaded via the LOAD instruction, and the final result is retrieved via the STORE instruction.

TABLE 5.—ROUTINES AND MAXIMUM EXECUTION TIMES*

Routine	Mnemonic	Cordic execution (μsec)	Prescale normalize, misc. (μsec)	Data transfers from computer (μsec)	Total (μsec)
Load.....	LDX	0	5	25-80	30-85
Store.....	STX	0	0	15-70	15-70
Add.....	ADX	0	15	25-80	40-95
Subtract.....	SBX	0	25	25-80	50-95
Multiply.....	MPX	60	15	25-80	100-155
Divide.....	DVX	60	15	25-80	100-155
Sine.....	SNX	70	85	5-10	160-165
Cosine.....	CSX	70	85	5-10	160-165
Tangent.....	TNX	130	85	5-10	220-225
Arctangent.....	ATX	70	15	5-10	90-95
Hyperbolic sine.....	HSX	70	55	5-10	130-135
Hyperbolic cosine.....	HCX	70	55	5-10	130-135
Hyperbolic tangent.....	HTX	130	55	5-10	190-195
Archhyperbolic tangent.....	AHT	70	45	5-10	120-125
Exponential.....	EXX	70	55	5-10	130-135
Natural logarithm.....	LNx	70	45	5-10	120-125
Square-root.....	SRX	70	25	5-10	100-105
Absolute value.....	ABX	0	15	5-10	20-25
Entier.....	ENX	0	12	5-10	17-22
Complement.....	CMX	0	15	5-10	20-25
Round to nearest integer.....	FIX	0	6	5-10	11-16
Round to 24 bits.....	RNX	0	9	5-10	14-19

* The execution times shown assume all operands are normalized; if otherwise, add 12 microseconds per operand.

PROGRAMMING INFORMATION

Table 6 lists the operation codes for each of the 20 FPP routines.

TABLE 6

Cordic Floating-Point Processor Operation Codes

		7	6	5	4	3	2	1	0
TRIPLE LOAD AND STORE	LTX	0	0	1	0	1	0	0	1
	STX	0	0	1	0	0	0	0	1
	ADTX	0	0	0	0	0	0	0	1
	SBX	0	0	0	0	0	0	1	1
	MPX	0	0	0	0	0	1	0	1
	DX	0	0	0	0	0	1	1	1
	ABX	0	0	1	0	0	0	1	1
	ENX	0	0	1	0	0	0	0	1
	CMX	0	0	0	0	1	0	0	1
	CSX	0	0	0	1	0	0	1	1
FUNCTIONS	SNX	0	0	0	1	0	0	0	1
	TNX	0	0	0	1	0	1	0	1
	ATX	0	0	0	0	1	0	1	1
	HXX	0	0	0	1	1	0	1	1
	HSX	0	0	0	1	1	0	0	1
	HTX	0	0	0	1	1	1	0	1
	AHT	0	0	0	0	1	1	0	1
	EXX	0	0	0	1	1	1	1	1
	LNX	0	0	0	0	1	1	1	1
	SRX	0	0	0	1	0	1	1	1
	FIX	0	0	1	0	0	1	1	1
	RNX	0	0	1	0	0	1	0	1

The FPP receives the data from the COMP in a normalized or un-normalized extended floating-point format and returns data in a normalized extended floating-point format to the COMP. As shown in the upper box of FIG. 5, a typical traditional floating-point format employs 23 bits for the mantissa, 1 bit for the mantissa sign, 7 bits for the exponent, and 1 bit for the exponent sign. This requires two 16-bit words. Note that the second word is split, such that bits 8 through 15 are the eight least significant bits of the mantissa, and the remaining eight bits are the exponent and exponent sign. As shown in the middle box of FIG. 5, the only difference between the traditional double-word floating point format and the extended floating-point format employed by the FPP is the addition of one 16-bit word to the length of the mantissa.

As shown in the lower box of FIG. 5, the conversion from the traditional double-word floating-point format to the extended triple-word floating-point format is accomplished by splitting the second word of the double-word format between bits 8 and 7, and inserting 16 zeros as the least significant bits of the mantissa in the triple-word format. Note that 8 of these zeros are present in the second word of the triple-word format, and the remaining 8 are in the third word. The reverse conversion, from triple- to double-length format, consists simply of truncating the 16 least significant bits of the mantissa. This means removing bits 7 through 0 of the second word, and bits 15 through 8 of the third word.

The conversions between double-word integer and extended floating point formats (not illustrated) are more complex. Briefly, the process is as follows. For conversion to double-word integer, the mantissa is arithmetically shifted right while the exponent value is correspondingly increased (one increment per shift) until the exponent equals +31. If bit 15 is a 1 (implying $\frac{1}{2}$), the quantity in bits 16 through 47 is incremented by 1; this rounds the integer to the nearest whole number. Bits 8 through 15 are set to 0, and bits 16 through 47 comprise the integer value. The reverse conversion, double-word integer to extended floating point, consists of filling in zeros for bits 8 through 15 of the least significant word, setting the exponent to +31, and then normalizing the result.

From the standpoint of the COMP programmer, the FPP effectively adds an extended floating-point accumulator, designated the X register. This register can be loaded from the COMP memory, its contents manipulated, and its contents stored in the COMP memory. Each extended floating-point operand may be contained in three consecutive COMP memory locations, as assumed for the following definitions of the twenty FPP routines:

10 LDX (LOAD EXTENDED FLOATING POINT). Load the extended floating point number from addressed memory location m (and $m + 1$ and $m + 2$) into the X-register.

15 STX (STORE EXTENDED FLOATING POINT). Store the extended floating point number in the X-register in addressed memory location m (and $m + 1$ and $m + 2$).

20 ADX (ADD EXTENDED FLOATING POINT). Add the extended floating point number from addressed memory location m (and $m + 1$ and $m + 2$) to the current value in the X-register. The extended floating point result of the addition occupies the X-register on completion of the instruction.

25 SBX (SUBTRACT EXTENDED FLOATING POINT). Subtract the extended floating point number in addressed memory location m (and $m + 1$ and $m + 2$) from the current value in the X-register. The extended floating point result of the subtraction occupies the X-register on completion of the instruction.

30 MPX (MULTIPLY EXTENDED FLOATING POINT). Multiply the extended floating point number in the X-register by the extended floating point number in addressed memory location m (and $m + 1$ and $m + 2$). The extended floating point result of the multiplication occupies the X-register on completion of the instruction.

40 DVX (DIVIDE EXTENDED FLOATING POINT). Divide the extended floating point number in the X-register by the extended floating point number in addressed memory location m (and $m + 1$ and $m + 2$). The extended floating point result of the division occupies the X-register on completion of the instruction.

45 ABX (ABSOLUTE VALUE). Calculate the absolute value of the extended floating point value in the X-register; i.e., if the content of the X-register is negative, convert to positive.

50 ENX (ENTIER). Calculate the entier of the extended floating point value in the X-register. The calculated result replaces the original contents of the X-register.

CMX (COMPLEMENT). Convert the extended floating point value in the X-register to an extended floating point value with unchanged magnitude but opposite sign.

55 CSX (COSINE). Calculate the cosine of the value in the X-register, where the value is expressed in radians as an extended floating point number. The result of the cosine calculation replaces the original value in the X-register.

60 SNX (SINE). Calculate the sine of the value in the X-register, where the value is expressed in radians as an extended floating point number. The result of the sine calculation replaces the original value in the X-register.

65 TNX (TANGENT). Calculate the tangent of the value in the X-register, where the value is expressed in radians as an extended floating point number. The result of the tangent calculation replaces the original value in the X-register.

ATX (ARCTANGENT). Calculate the arctangent of the value in the X-register, where the result is expressed in radians as an extended floating point number in the X-register.

HGX (HYPERBOLIC COSINE). Calculate the hyperbolic cosine of the extended floating point number in the X-register. The result of the hyperbolic cosine calculation replaces the original value in the X-register.

HSX (HYPERBOLIC SINE). Calculate the hyperbolic sine of the extended floating point number in the X-register. The result of the hyperbolic sine calculation replaces the original value in the X-register.

HTX (HYPERBOLIC TANGENT). Calculate the hyperbolic tangent of the extended floating point number in the X-register. The result of the hyperbolic tangent calculation replaces the original value in the X-register.

AHT (ARCHYPERBOLIC TANGENT). Calculate the archyperbolic tangent of the extended floating point number in the X-register. The result of the archyperbolic tangent calculation replaces the original value in the X-register.

EXX (EXPONENTIAL). Calculate the exponential of the extended floating point number in the X-register. The result of the exponential calculation replaces the original value in the X-register.

LNx (NATURAL LOGARITHM). Calculate the natural logarithm of the extended floating point number in the X-register. The result of the logarithm calculation replaces the original value in the X-register.

SRX (SQUARE ROOT). Calculate the square root of the extended floating point number in the X-register. The result of the square root calculation replaces the original value in the X-register.

FIX (ROUND TO NEAREST INTEGER). Round-off the extended floating point number in the X-register to the nearest integer value. The result remains an extended floating point number and replaces the original value in the X-register. The number of bits affected depends on the exponent value.

RNX (ROUND TO 24 BITS). Round-off the extended floating point number in the X-register to 24 bits of precision.

Internally, the FPP processes all data as normalized extended floating point numbers and can convert the input data if the data is not already in this form. As shown in Table 7, normalization is accomplished by shifting the mantissa left to eliminate any zeros between the binary point and the first non-zero bit, while the exponent is correspondingly reduced by subtracting 1 for each shift. In the upper example of Table 7, there are two zeros between the binary point and the 1 bit. Therefore two left shifts are necessary, and the exponent is reduced from -121 to -123. In the lower example, the number is too small to be normalized, re-

sulting in an underflow condition. The mantissa is shown shifted left seven positions, which reduces the exponent to its smallest possible value, -128. No further left shifts can therefore be made, and there is still one remaining zero between the binary point and the 1 bit. If a number is too large to be represented in the normalized extended floating point format, an overflow condition results.

TABLE 7

NORMALIZATION		Binary Exponent
Mantissa	Binary representation)	(Decimal representation)
+ .0010000000 . . . 000		-121
+ .1000000000 . . . 000		-123
UNDERFLOW (Cannot be normalized)		
Mantissa	Binary representation)	Binary Exponent
(Binary representation)		(Decimal representation)
+ .0000000010 . . . 000		-121
+ .0100000000 . . . 000		-128

FIG. 6 defines the ranges of valid binary numbers that can be processed by the FPP. The shaded areas define overflow and underflow ranges. In the VALUE column, the mantissa is enclosed in parentheses, followed by the exponent outside of the parentheses. Note that 0 (middle line of the figure) is represented by all zeros in both the mantissa and the exponent. Positive numbers are shown above this line, and negative numbers are shown below this line. In the far right column, the exponent values are shown increasing in both directions from the zero line, from the smallest representable value (-128) to the largest (+127). Nonrepresentable exponent values, smaller than -128, are also underflow conditions, but this situation is not considered in FIG. 6.

For each finite value of exponent, the mantissa is assumed to go through its complete cycle of valid values. In approximate terms, the positive mantissa cycles from $+\frac{1}{2}$ to +1, and the negative mantissa cycles from $-\frac{1}{2}$ to -1. More precisely, the positive range is from $+\frac{1}{2}$ to the largest possible fractional number under the value of 1. The negative range is from the largest possible fractional number below (more negative than) $-\frac{1}{2}$ to -1.

The significance of $+\frac{1}{2}$ and $-\frac{1}{2}$ in determining mantissa ranges is a result of the normalization requirement, which dictates that there will be a significant digit immediately to the right of the binary point. This automatically eliminates all numbers between $+\frac{1}{2}$ and $-\frac{1}{2}$, including the exact value of $-\frac{1}{2}$, but excluding 0 and $+\frac{1}{2}$.

If an error condition results during the execution of an FPP routine, the FPP provides an error code and an error control signal. Table 8 lists the possible types of error that can occur for each of the 20 routines of the FPP.

TABLE 8.—ERROR CONDITIONS

Routine	Possible errors		Condition (See note 1)	Error effect on X-Register contents
	Code	Error		
LDX.....		None.....		
STX.....		None.....		
ADX.....	1	Underflow.....	See note 2.....	Correct, except exponent sign bit is complemented.
	2	Overflow.....	See note 3.....	Do.
SBX.....	1	Underflow.....	See note 2, or $x = (1/2) 2^{-128}$	Do.
	2	Overflow.....	See note 3, or $x = -2^{128}$	Do.
MPX.....	1	Underflow.....	See note 2.....	Do.
	2	Overflow.....	See note 3.....	Do.
DVX.....	1	Underflow.....	See note 2.....	Do.

TABLE 8.—ERROR CONDITIONS—Continued

Possible errors				
Routine	Code	Error	Condition (See note 1)	Error effect on X-Register contents
ABX.....	2	Overflow.....	See note 3.....	See note 4.
	4	Divided by zero.....	Divisor=0.....	Unchanged.
ENX.....	2	Overflow.....	$x = -2^{127}$	Same as ADX underflow.
CMX.....	None.	None.....		
	1	Underflow.....	$x = (1/2)2^{-128}$	Same as ADX underflow.
CSX.....	2	Overflow.....	$x = -2^{127}$	Do.
	3	No resolution.....	$ x \geq 2^{38}$	Unchanged.
SNX.....	3	Do.....	$ x \geq 2^{38}$	Do.
TNX.....	3	Do.....	$ x \geq 2^{38}$	Do.
TNX.....	4	Divided by zero.....	$x = (2k+1)\pi/2$ for $k = 0, \pm 1, \pm 2$	$z = \sin x$.
ATX.....	None.	None.....		
HCX.....	1	Underflow.....	$x < -88$	Same as ADX underflow.
	2	Overflow.....	$x > 88$	Not predictable.
HSX.....	1	Underflow.....	$x < -88$	Same as ADX underflow.
	2	Overflow.....	$x > 88$	Not predictable.
HTX.....	None.	None.....		
AHT.....	5	Improper variable.....	$ x \geq 1$	Unchanged, unless $x = -1$; then contents will be 0.
EXX.....	1	Underflow.....	$x < -87.3$	Same as ADX underflow.
	2	Overflow.....	$x > 87.3$	Not predictable.
LNX.....	5	Improper variable.....	$x \leq 0$	Unchanged.
SRX.....	5	Improper variable.....	$x < 0$	Do.
FIX.....	2	Overflow.....	$x < -2^{31}$, or $x \geq 2^{31}$	Not predictable.
RNX.....	2	Overflow.....	$z = 2^{127}$	Same as ADX underflow.

NOTES: 1. x = Contents of X-register before execution. $p1 z$ = Contents of X-register after execution.

2. Underflow condition if: $0 < z < (1/2)2^{-128}$ or $0 > z \geq (-1/2)2^{-128}$

3. Overflow condition if: $z \geq 2^{127}$ or $z < -2^{127}$

4. Answers will be correct except for the sign bit of the exponent which will be complemented. If the dividend exponent is +126 or +127 and the divisor exponent is -127 or -128, the resultant exponent will be incorrect. In this case, the exponent value will equal the original value of the dividend exponent, plus two. This produces a rollover to an apparent negative exponent of -128 (if the original was +126) or -127 (if the

The FPP add, subtract, multiply, and divide routines will indicate an underflow error condition if the result cannot be normalized, i.e., the result falls in one of the shaded areas immediately adjacent to zero in FIG. 6. If the input data is not normalized, the FPP will normalize the operands before beginning the computation; if the numbers are too small to be successfully normalized, the FPP will attempt normalization as far as possible and then proceed with the computation. The answer will be correct except that the sign bit of the exponent will be incorrect (complemented). The FPP will indicate an underflow error condition for CMX if the pre-execution contents of the X-register (i.e., x) equals $(1/2)2^{-128}$, for HCX or HSX if x is less than -88, and for EXX if x is less than -87.3. The SBX routine checks if the subtrahend from memory has the minimum allowed positive value (i.e., $(1/2)2^{-128}$ in FIG. 6); this would produce an underflow when converted to negative form during execution. However, as in all underflow conditions, the computation will proceed, and only the sign bit of the exponent will be incorrect.

The FPP add, subtract, multiply, and divide routines will indicate an overflow error condition if the result exceeds the largest positive or negative number which can be represented; i.e., the result falls in either the top or bottom shaded areas in FIG. 6. Answers will be correct except for the sign bit of the exponent, which will be complemented. However, the divide routine DVX can produce one exception to this general rule. If the dividend exponent is +126 or +127 and the divisor ex-

ponent is -127 or -128, the resultant exponent will be incorrect. In this case, the exponent value will equal the original value of the dividend exponent, plus two. This produces a rollover to an apparent negative exponent of -128 (if the original was +126) or -127 (if the original was +127). The SBX routine also checks the subtrahend from memory before execution begins. If the subtrahend is at the maximum allowed negative value [i.e., $(-1)2^{127}$ in FIG. 6], an overflow will result when the number is converted to positive form during execution. Similarly, the CMX and ABX instructions check the pre-execution contents of the X-register for the maximum allowed negative value; overflow will result when the number is converted. However, in the SBX, CMX, and ABX routines execution will proceed, and only the sign bit of the exponent will be incorrect (complemented). The RNX routine will indicate an overflow condition if the number is at the maximum allowed positive value and then is rounded upward. This will cause rollover to the maximum negative number. Overflows resulting from the FIX, HCX, HSX, and EXX routines produce results which are generally unpredictable, making it difficult or impossible to reconstruct correct answers.

The CSX, SNX, and TNX routines allow the arguments to include multiple rotations of the angle represented by the argument. These rotations use up part of the available floating point bits, leaving fewer bits to express the fractional part of the rotation for the computation. When the number of rotations reaches about $2^{38}/2\pi$, there is insufficient resolution to express angles in increments smaller than 90 degrees. The no-resolution error code 3 indicates this condition.

If the divisor for the DVX routine is zero, the division will not be attempted, and the error code 4 will indicate this condition. In the TNX routine, odd numbers of quarter rotations ($1/4, 3/4$, etc.) result in a divide-by-zero condition ($\sin = 1, \cos = 0$). This is also indicated by the error code 4. The value 1 will remain in the X-register on exit from this routine.

Attempts to calculate the square root (SRX) of negative numbers, or the natural logarithm (LNX) of zero or negative numbers, will not be executed, and will leave the X-register unchanged. Attempts to calculate

the archyperbolic tangent (AHT) of numbers which are ± 1 or greater in magnitude also will not be executed and will leave the X-register unchanged with the exception that the attempt to calculate the archyperbolic tangent of -1 will result in clearing the X-register to zero.

Undefined operation codes given to the FPP will indicate error code 6 and will otherwise be ignored.

The ENX, RNX, and FIX are explained in the following paragraphs.

Entier (ENX) is simple truncation of the fractional part of a number. This is accomplished by noting the value of the exponent and saving that number of places in the most significant part of the mantissa. The remaining bits of the mantissa are cleared (to zeros). The effect for positive numbers is to reduce the X-register contents (if there is a fraction) to the nearest integer value and for negative numbers is to increase the X-register contents (even if there is no fraction) to the nearest negative integer value.

Rounding an extended floating point number to 24 bits of significance (RNX) implies that a specific number of bits (16) will be cleared. Before these bits are cleared, however, the most significant bit of those to be cleared is examined. If this bit is a 1, indicating for positive numbers that the part of the number to be cleared represents a value of $\frac{1}{2}$ (or more) of the least significant bit of the saved part, the saved part is incremented by $+1$. Thus, if the cleared part of a positive number is $\frac{1}{2}$ or greater, the value is rounded upward (not necessarily to an integer); otherwise, the value is rounded downward. If the cleared part of a negative number is $-\frac{1}{2}$ or more negative, the value is rounded in the negative direction; otherwise, the value is rounded in the positive direction. Note that if all 23 significant data bits were 1's before execution, rounding upward (incrementing by $+1$) would cause overflow; unless an overflow condition exists, the instruction will automatically renormalize the number.

Rounding an extended floating point number to the nearest integer (FIX) involves two steps: conversion to integer, and rounding. First, the mantissa is shifted right while the exponent value is incremented, once per shift, until the exponent equals $+31$. Then the most significant bit of the eight bits to be cleared is examined. If this bit is a 1, the saved part is incremented by $+1$. For positive numbers, the 1 bit indicates a fraction of $\frac{1}{2}$ or greater; for negative numbers, it indicates a fraction smaller than $\frac{1}{2}$. After rounding, bits 8 through 15 are cleared. If the cleared part of a positive number is $\frac{1}{2}$ or greater, the saved part is rounded to the next higher integer; otherwise the number is reduced to the integer-only value. If the cleared part of a negative number is $-\frac{1}{2}$ or more negative, the value is rounded to the next more negative integer; otherwise the number becomes the integer-only value.

THEORY OF OPERATION

The floating point processor has two basic modes of operation, one for binary function routines, and one for unary function routines. FIGS. 7 and 8 illustrate these two basic modes of operation.

In FIGS. 7 and 8, the three registers, A, B, C, together comprise what was earlier called, for simplicity, the X-register. Each of the three registers has 48 bits for data (mantissa), and also has 8 bits for an exponent byte (E) and 8 bits for a shift control byte (S). Since

the C-register has no facilities for shifting, the C shift control byte is used to receive the operation code from the COMP. The shaded areas indicate the location of operands at the start of the operations.

Referring now to FIG. 7, an operand quantity x , previously loaded into the FPP, is assumed to exist in the FPP B-register. The COMP places an operation code on interface data lines 40 and issues an OPC command to the FPP via line 42. (An OPC command initiates the reception of an operation code through the 16 bit input port of the FPP and initiates the execution of that operation.) The FPP, which operates under control of firmware programs in the ROM, cycles in a wait mode as long as it is in the ready state, looking for an OPC command. When the ROM program detects the presence of OPC, it loads the operation code data into the S byte of the FPP C-register. Then the microprogram identifies the type of operation by decoding the operation code bits, and branches to the appropriate function routine. The operation code is now no longer needed.

As the microprogram proceeds, the value in the FPP B-register is manipulated according to the algorithm for the particular function, using all three registers. At the end of the routine, the final answer resides in the FPP B-register, and a FLG (Flag) signal is sent back to the COMP. The FLG signal indicates, if following an OPC command, that the FPP is ready for further commands, having completed the last issued command.

If an error occurs during the calculation, or if the operation code is improper, an ERR (Error) signal is sent back to the COMP with the FLG signal. It is the user's option to decide what to do about an error condition. In general, it may be said that the FPP will attempt the calculation, rather than abort, even if input values will result in an error. The FPP will provide the best answer it can, along with the error indication. This allows the programmer some flexibility to reconstruct correct answers from results which normally could not be represented. The exception to this generalization is that divisions by zero will not be attempted.

Referring now to FIG. 8, the binary function routines take two operands, one that was previously loaded into the FPP, and one that exists in the COMP memory, and operate on these operands. The operations include addition, subtraction, multiplication, and division.

Initially the quantity x is assumed to exist in the FPP B-register. It may have been left there as the result of a previous instruction, or it may have been loaded by a load instruction LDX. The COMP first fetches one word of a three-word operand (y) from memory. It then puts this data word on the interface data lines and issues an ENC command to the FPP unit. An ENC command initiates the reception of an operand word through the 16 bit input port and the transmission of a result word through the 16 bit output port.

As mentioned previously, the FPP unit, under control of the microprogram, continuously searches for ENC or OPC commands as long as it is in the ready state. When the microprogram detects the presence of ENC, it loads the data word (in two 8-bit bytes) into the high order third of the FPP C-register.

After the second byte has been loaded, the FPP unit sends a FLG signal back to the COMP, indicating readiness for the next word of y . The COMP fetches this next word from its memory and repeats the pro-

cess: the word is placed on the interface data lines 40, an ENC command is given to the FPP to load these two bytes, and another FLG signal is returned to repeat the process for the third and final time.

At the end of the three-word transfer, the quantity x is in the FPP B-register and the quantity y is in the FPP C-register. The FPP unit now needs to be told what to do with these numbers. The entire process described above under function routines is now added on. In brief, the procedure is:

a. The COMP issues an operation code and OPC control signal.

b. The FPP unit loads the operation code into the FPP C-register.

c. The ROM program interprets the operation code and branches to the appropriate function routine (add, subtract, etc.).

d. The function routine calculates the answer, and leaves it in the FPP B-register.

e. A final FLG returned to the COMP tells it that the FPP unit is ready for further commands.

f. In case of error, an ERR signal indicates that an error code is present on the data lines to the COMP.

The load instruction LDX operates similarly to the above procedure, except that the operation code simply causes the loaded FPP C-register contents to move up into the FPP B-register.

The OPC command, or ENC command, should only be given (set to 1) to the FPP if FLG from FPP is 1. The ENC command should not go to 0 until FLG from FPP goes to 0. The ENC or OPC command should not go

to 1 again until FLG goes to 1.

The following describes in detail the procedures described above, plus a description of the FPP power supply. All logic is positive-true. The high (or true) state ranges from +1.25 to +2.5 volts; the low (or false) state ranges from -0.5 to +0.5 volts.

The block diagrams of FIGS. 9A-D are referenced throughout this description. Tables 9 and 10 provide supporting information: the detailed coding of the instruction register (IR), definitions of the ROM instructions, and a list of tests used for branching decisions. These tables and FIGS. 9A-D should be referred to frequently, since definitions will not be given within the descriptive text. The logic diagrams for the FPP are given in FIGS. 11-40, a wiring diagram is given in FIGS. 42A-F, and flow charts for the FPP routines are given in FIGS. 44-71. Specific signal names are given on the block diagram, facilitating direct reference from a function on the block diagram to the comparable function on the logic diagrams, wiring lists, signal indexes, and signal transfers from board to board.

The clock generator for the floating point processor unit operates at a rate of 5 MHz (200-nanosecond period) supplying a 100-nanosecond clock signal, and its complement, to the FPP logic. The clock generator is located on the FPP D-register card. The complemented clock signal (Clock) allows the clock cycle to be split, so that an active bit may be loaded into a register in the first 50 nanoseconds and perform its function in the second 50 nanoseconds. This high-speed feature employs a master/slave pair of flip-flops for each bit.

TABLE 9. ROM INSTRUCTIONS

INSTR	DEFINITION	INSTR	DEFINITION
TM1	Transfer Mode 1 C (shifted) to A-adder C (shifted) to B-adder A (shifted) to C-adder	SYT	Store into Byte Y, designated by byte counter
TM2	Transfer Mode 2 B (shifted) to A-adder A (shifted) to B-adder D (shifted) to C-adder	SY5	Store into Byte 5
TM3	Transfer Mode 3 D (shifted) to A-adder A to B-adder B to C-adder	SYE	Store into Exponent Byte
TM4	Transfer Mode 4 A (shifted to A-adder B (shifted to B-adder IM* or IL** to C-adder * If Y0 = 0 ** If Y0 = 1	SYS	Store into Shift Control Byte
CP ()	Complement TM input to A, B, or C-adder	CON	Load Constant into D-register from ROM location specified by S byte of C-register (plus AD9 bit to specify upper or lower half of ROM); then execute remainder of instruction word. (If CIC is used in the same word as CON, CIC will be inhibited if CS is 24 or higher.)
CI ()	Inject Carry into A-, B-, or C-adder	BRN	Branch conditionally to line (on current page) specified by BL field (test true) or by BP field (test false); or unconditionally to page and line specified by BP and BL fields (test specification = TRU).
PCY	Propagate Carry into all adders	IND	Indirect address. Use 8 bits of C-register S byte for next ROM address. (Lower half of ROM, since 9th bit = 0.)
IRT	Inhibit Result of Test (for diagnostic use only)	JSB	Jump to Subroutine at address specified by BP and BL fields; TS field saved for return line address; return is always to same page on which JSB was given. One nested JSB level permitted.
BI8	Inject eighth bit (7) into all adders	RTN	Return to address saved by most recent JSB instruction; see JSB above.
ERR	Error line to computer I/O	YM1	Y Minus One (decrement byte counter)
FLG	Flag to computer I/O	YF0	Y Forced to Zero (clear byte counter)
RR ()	Read Register A, B, or C into corresponding adder (add to TM input)	YPI	Y Plus One (Increment Byte Counter)
RYY	Read Byte Y of all registers (Y = 0 to 5, determined by byte counter)	T ()	Test specification. Coded to specify 1 of 16 conditions for true/false test. (Refer to table 4-4). Used with branch instruction BRN.

TABLE 9. ROM INSTRUCTIONS—Continued

INSTR	DEFINITION	INSTR	DEFINITION
RY5	Read Byte 5 of all registers	AD9	Ninth Address bit; used only for ROM dump routine to read low half in conjunction with CCN.
RYE	Read Exponent Byte of all registers	BP	Branch Page address field; 5 bits.
RYS	Read Shift Control Byte of all registers	BL	Branch Line address field; 4 bits.
SR ()	Store into Register A, B, or C from output of corresponding adder		

TABLE 10. TEST INPUT

TEST	T03	T02	T01	T00	TEST INPUT	
T0	0	0	0	0	NONE	Forced TRU output for unconditional branching
T1	0	0	0	1	AB8	Eighth bit (7) of A-Adder output
T2	0	0	1	0	AO0	A-Adder Output non-zero
T3	0	0	1	1	COM	AB8 Compares with (equals) BB8
T4	0	1	0	0	BB8	Eighth bit (7) of B-Adder output
T5	0	1	0	1	BO0	B-Adder output non-zero
T6	0	1	1	0	CB8	Eighth bit (7) of C-Adder output
T7	0	1	1	1	S80	A-shifter output > 80 or higher (decimal)
T8	1	0	0	0	S40	A-shifter output > 40 or higher (decimal)
T9	1	0	0	1	Y00	Byte counter = 0
T10	1	0	1	0	Y01	Byte counter = 1
T11	1	0	1	1	Y04	Byte counter = 4 (decimal)
T12	1	1	0	0	Y05	Byte counter = 5 (decimal)
T13	1	1	0	1	S83	S80 is true (see above), or CS is 3 (module 4)
T14	1	1	1	0	OPC	Opcode signal present from computer I/O
T15	1	1	1	1	ENC	Encode signal present from computer I/O

As shown in FIG. 72, Clock latches the master flip-flop, and Clock latches the slave flip-flop. The master flip-flop is loaded with data (Data 1) by Clock, and about 45 nanoseconds later Clock transfers the bit to the slave flip-flop. (There is a slight offset between Clock and Clock.) The output of the slave flip-flop can then be used in the logic without affecting the inputs (such as Data 2) that determined the setting of the master flip-flop.

The FPP ROM has nine input lines (RA0 through RA8), thus allowing 512 addresses (2⁹), and 48 output lines (R0 through R47), giving a word length of 48 bits.

The ROM constantly reads out whatever contents are enabled by the nine address lines. The ROM output lines are clocked either into the instruction register or if the preceding instruction contained a constant call

into the D-register. All words in the ROM are either instructions or constants. For start-up purposes (power-on), ROM is forced to start at address 0.

The FPP ROM contents are listed in Table 11 in the form of mnemonics and constants. Physically, the ROM is contained in 24 microcircuit packages on a single printed circuit card. Each package accepts 8 of the 9 address lines and has 4 of the 48 output lines. (See logic diagram, FIGS. 11A-E). The ninth address bit (RA8) selects either the high half or low half of ROM. The lower rank of 12 packages is enabled when RA8 is 0 and is therefore active for address 0 through 255 (decimal). The upper rank of 12 packages is enabled when RA8 is 1 and is therefore active for address 256 through 511. The output of the two ranks are "or"-tied together.

TABLE 11

PAGE		LINE		LABEL		DIS - ASSEMBLY		DATE : 6/16/1970			
						MNEMONICS/DATA		QUAL(RTN)		ALT DIR	
0.	0	5	BRN	SY	RYY			TRU(0)	10	13	
0.	1	400	BRN	SY	RY5 RRA			TRU(0)	14	0	
0.	2	410	YP1	BRN	SY RYY CIB CPB			TRU(0)	31	3	
0.	3	415	JSB	SY	RYY			(4)	19	12	
0.	4	420	JSB	SY	SRA RYE TM1			(1)	0	6	
0.	5	4015	BRN	SY	RYY			TRU(0)	5	0	
0.	6	425	YP1	BRN	SY SRC RYY TM3			Y05(12)	6	2	
0.	7	1300	YM1	BRN	SY RY5 RRA			TRU(0)	6	0	
0.	8	430	BRN	SY	RYY			TRU(0)	14	12	
0.	9	405	JSB	SY	RYY			(8)	0	6	
0.	10	435	BRN	SY	RYY			BB8(4)	8	9	
0.	11	2400	YM1	BRN	SY RYY			TRU(0)	12	0	
0.	12	620	BRN	SYS	SRC SRB SRA RYS RRC CIB CPA			TRU(0)	19	15	
			TM1								

0.13	4005	JSB	SYE	SRA	RYE	RRB					(14)	15	0	
0.14	4010	YM1	BRN	SY5	SRC	RYE	RRC				TRU(0)	13	2	
0.15	4000	JSB	SYE	SRA	RY5	RRB					(14)	15	7	
1. 0	605	YP1	BRN	SY7	SRB	RY7	RRB	PCY			Y04(11)	0	2	
1. 1	2100	JSB	SY5	SRC	RYE	CPC	TM3				(4)	10	0	
1. 2	610	BRN	SY7	SRB	RY7	RRB	PCY				TRU(0)	30	13	
1. 3	2105	JSB	SY5	SRC	RYE	CPC	TM3				(6)	10	0	
1. 4	2115	JSB	SYE	SRA	RYE	TM1					(6)	30	11	
1. 5	2110	JSB	SY5	SRC	RYE	CPC	TM3				(8)	10	0	
1. 6	2120	BRN	SY7	RY7							TRU(0)	14	12	
1. 7	2130	JSB	SY5	SRA	RY5	RRB	CIA				(4)	15	13	
1. 8	2125	JSB	SY5	SRB	RY7						(12)	8	15	
1. 9	2160	JSB	SYE	SRC	RYE	CPC	TM3				(4)	3	0	
1.10	2135	BRN	SYE	SRB	RY5	TM1					TRU(0)	23	4	
1.11	2165	JSB	SYE	SRC	RYE	CPC	TM3				(6)	3	0	
1.12	2145	JSB	SYE	SRA	RYE	TM1					(14)	30	11	
1.13	2170	YP1	JSB	SYE	SRC	RYE	CPC	TM3			(12)	3	0	
1.14	2150	BRN	SY7	RY7							TRU(0)	0	7	
1.15	2175	JSB	SYE	SRC	RYE	CPC	TM3				(10)	3	0	
2. 0	4400	YM1	JSB	SY7	RY7						(4)	5	11	
2. 1	215	YM1	BRN	SY5	SRC	RYE	TM3				TRU(0)	4	0	
2. 2	4410	YF0	BRN	SY5	SRC	SRB	SRA	RY5	RRC	RRB	B18	S40(8)	6	2
		CIB	CIA	CPB	CPA									
2. 3	205	BRN	SY7	RY5	RRB							TRU(0)	0	10
2. 4	4405	JSB	SY5	SRB	SRA	RY7	TM1				(2)	23	13	
2. 5	230	YP1	BRN	SYE	SRC	RY5	TM3				TRU(0)	3	15	
2. 6	4415	BRN	SY7	SRC	RY5	RRB					TRU(0)	26	0	
2. 7	225	YM1	BRN	SY5	SRC	RYE	TM3				TRU(0)	4	6	
2. 8	4425	YP1	BRN	SY7	SRB	SRA	RY7	RRB	RRA	PCY	CPB	Y05(12)	8	2
		TM2												
2. 9	200	BRN	SYE	SRB	RYE	TM1						TRU(0)	10	15
2.10	4435	YP1	BRN	SY7	SRB	RY7	TM4				Y05(12)	10	0	
2.11	235	YM1	BRN	SY7	SRC	RY7					TRU(0)	29	11	
2.12	4420	BRN	SY7	RY7							TRU(0)	12	9	
2.13	245	YM1	BRN	SY7	RY7						TRU(0)	2	14	
2.14	250	YM1	BRN	SY7	RY7	TM1					TRU(0)	22	13	
2.15	255	BRN	SY5	SRC	RY7						TRU(0)	8	12	
3. 0	3100	BRN	SY7	RY5	RRB						CB8(6)	1	2	
3. 1	3105	YF0	BRN	SY5	SRC	SRB	RY7	CIC	CIB		TRU(0)	3	14	
3. 2	3110	YP1	BRN	SY5	SRC	RYE	RRC	RRB			BN0(5)	3	5	
3. 3	3115	BRN	SYE	SRB	RYE	RRB	CIB				TRU(0)	10	5	
3. 4	3120	JSB	SY5	SRB	SRA	RYE	CIB	CIA	TM1		(6)	23	13	
3. 5	3125	YM1	BRN	SY5	SRC	RY5	RRC	TM3			BN0(5)	1	7	
3. 6	3130	YF0	BRN	SY5	SRC	SRB	SRA	RY5	RRC	RRB	B18	S40(8)	8	3
		CIB	CIA	CPB	CPA									
3. 7	3135	YF0	BRN	SYE	SRC	RY5	RRC	CPC	TM3		Y01(10)	10	11	
3. 8	3140	JSB	SYE	SRC	SRB	SRA	RYE	RRB	CIB	CIA	(9)	22	11	
3. 9	3145	BRN	SY7	RY7							TRU(0)	30	11	
3.10	3150	YM1	BRN	SY7	RY5	RRC					TRU(0)	11	0	
3.11	3155	BRN	SYE	SRC	RYE	RRC	TM3				CB8(6)	13	12	
3.12	3160	YM1	BRN	SYE	SRB	RYE	TM1				TRU(0)	1	13	
3.13	3165	BRN	SYE	SRC	RYE	CPC	TM3				TRU(0)	3	0	
3.14	3175	YP1	BRN	SY7	SRB	RY7	TM4				Y05(12)	14	4	
3.15	2900	YP1	BRN	SY5	SRA	RYE	TM1				TRU(0)	4	14	
4. 0	2600	YF0	BRN	SY5	SRB	SRA	RY5	RRB	RRA	CPB	CPA	CB8(6)	1	4
		TM1												
4. 1	2605	BRN	SY5	SRC	RY5	TM3					S40(8)	2	5	
4. 2	2620	YP1	BRN	SY7	SRB	RY7	TM4				Y05(12)	2	3	
4. 3	2625	BRN	SY7	SRB	SRA	RY5	RRB	CIB	CPB	TM1	TRU(0)	7	2	
4. 4	2610	YF0	JSB	SY7	RY7						(5)	10	9	
4. 5	2615	BRN	SY7	SRB	RY7						TRU(0)	10	13	
4. 6	2630	YM1	BRN	SY7	SRA	RY7	TM2				CB8(6)	7	4	
4. 7	2635	YF0	BRN	SY5	SRB	RY5	RRB	CPB	TM1		TRU(0)	4	8	
4. 8	2640	YP1	BRN	SYE	SRB	RY5	RRB	TM1			BB8(4)	9	13	
4. 9	2645	BRN	SY7	SRB	RY7	TM4					TRU(0)	4	10	
4.10	2665	YP1	BRN	SY7	RY7	RRB	B18				TRU(0)	4	11	
4.11	2650	YP1	BRN	SY7	SRB	RY7	PCY	TM4			Y05(12)	11	12	
4.12	2655	YP1	BRN	SY7	SRB	RY7					COM(3)	13	5	
4.13	2660	BRN	SY5	SRC	RY7	CIC					TRU(0)	8	12	

4. 14	2670	YP1 JSB SYY SRB RYY RRB B18
4. 15	2675	YP1 BRN SYY SRB RYY
5. 0	1000	JSB SYS SRB RYY CIB
5. 1	1005	YP1 BRN SYY SRC SRA RYY TM1
5. 2	1010	YP1 BRN SYY SRB SRA RYY TM2
5. 3	1015	BRN SYS SRA RYS RRA CIC CIA CPC
5. 4	1020	YP1 BRN SYY SRA RYY TM3
5. 5	1030	YP1 BRN SYY SRC SRB RYY RRC RRB CIB CPB TM2
5. 6	1035	YP1 BRN SYY SRC SRB RYY RRC RRB PCY CPB TM2
5. 7	1070	YP1 BRN SYY SRC SRB RYY RRC RRB PCY CPC TM2
5. 8	1065	YP1 BRN SYY SRC SRB RYY RRC RRB PCY CPB TM2
5. 9	1025	YP1 BRN SYY SRC SRB RYY RRC RRB PCY CPC TM2
5. 10	1040	YF0 BRN SYE SRA RYE TM1
5. 11	1045	BRN SYS SRC RYY
5. 12	1050	BRN SYS SRA RYS RRC CPA
5. 13	1055	YP1 BRN SYY SRB RYY TM4
5. 14	1060	YF0 RTN CON SYY RYS RRC RRB RRA
5. 15	1075	YP1 BRN SYY SRC RYY
6. 0	1205	YF0 BRN SYS SRB RYS RRB B18
6. 1	1210	YM1 BRN SYS SRC RYY CPC
6. 2	1220	JSB SYS SRA RYY CPA
6. 3	1215	BRN SYS SRC RYS RRB RRA
6. 4	1235	JSB SYE SRA RYE CPA TM1
6. 5	1240	BRN SYS SRA RYS RRA CIC CIA CPC
6. 6	1245	YF0 BRN SYE SRC RYE RRA CIC
6. 7	1255	YP1 BRN SYY SRC SRB RYY RRC RRB CIB CPB TM2
6. 8	1250	YP1 BRN SYY SRC SRB RYY RRC RRB PCY CPC TM2
6. 9	1260	YP1 BRN SYY SRC SRB RYY RRC RRB PCY CPB TM2
6. 10	1265	YP1 BRN SYY SRB RYY TM1
6. 11	1270	YP1 BRN SYY SRC SRB RYY RRC RRB RRA PCY CPC TM2
6. 12	1275	YP1 BRN SYY SRC SRB RYY RRC RRB RRA PCY CPB TM2
6. 13	5825	JSB SYY SRC RYS RRC
6. 14	5830	JSB SYS SRC RYS RRC
6. 15	5835	BRN SYE SRA RYE TM1
7. 0	1100	BRN SYY SRA RYE RRB RRA
7. 1	1105	JSB SYS SRC RYE RRC
7. 2	1110	BRN SYS SRB SRA RYY
7. 3	1115	BRN SYE SRB RYE RRB TM2
7. 4	1120	JSB SYE SRC RYY TM1
7. 5	1130	BRN SYY RYY
7. 6	1145	YP1 BRN SYS SRC RYY PCY
7. 7	1150	BRN SYE SRA RYE RRA CIA TM1
7. 8	1155	BRN SYE RYE RRC RRB CIC
7. 9	1160	BRN SYE SRB SRA RYE RRB RRA CIA CPA TM1
7. 10	1165	BRN SYY RYY CIC CPC
7. 11	1170	BRN SYS SRC RYY TM2
7. 12	4710	YF0 BRN CON SYE SRC RYY CIC TM1
7. 13	4715	JSB SYS SRB SRA RYY CIB
7. 14	4720	JSB SYS SRB RYY CIB
7. 15	4730	BRN SYS SRC SRB SRA RYY CIC CIB CPB
8. 0	2000	YP1 BRN SYE SRA RYS CIA TM1
8. 1	2005	YP1 BRN SYS SRC RYY
8. 2	2010	YP1 BRN SYY SRC SRA RYY TM3
8. 3	2015	YP1 BRN SYY SRB RYY
8. 4	2020	JSB SYE SRC RYY CPC
8. 5	2025	BRN SYE SRA RYE RRB CPB TM1
8. 6	2030	JSB SYS SRB RYE RRB
8. 7	2035	JSB SYS SRC SRA RYS RRB CIC CPA
8. 8	2040	YP1 JSB SYE SRC RYE RRC TM3

(15)	1	0
TRU(0)	4	12
(1)	5	15
Y05(12)	1	2
Y05(12)	2	12
CB8(6)	9	5
Y05(12)	4	15
TRU(0)	5	6
Y04(11)	6	8
S80(7)	3	10
S80(7)	3	10
Y04(11)	9	7
TRU(0)	7	0
TRU(0)	13	11
TRU(0)	5	3
Y05(12)	13	4
(0)	0	0
Y05(12)	15	11
AN0(2)	1	4
TRU(0)	8	12
(5)	5	14
S83(13)	10	5
(2)	5	15
COM(3)	8	7
TRU(0)	7	7
TRU(0)	6	9
Y04(11)	8	11
Y04(11)	9	12
Y05(12)	10	6
S80(7)	5	3
S80(7)	5	3
(14)	8	15
(15)	19	12
TRU(0)	9	6
S40(8)	1	2
(5)	31	2
COM(3)	3	4
TRU(0)	14	12
(0)	8	15
TRU(0)	10	13
TRU(0)	8	12
AB8(1)	8	0
AB8(1)	0	9
BB8(4)	10	0
BB8(4)	0	6
TRU(0)	5	14
CB8(6)	14	13
(15)	5	13
(15)	5	13
TRU(0)	2	8
CB8(6)	4	1
TRU(0)	8	12
Y05(12)	2	3
Y05(12)	3	5
(6)	5	11
TRU(0)	30	0
(7)	5	4
(8)	19	0
(9)	5	11

8. 9	2045	BRN SYS SRA RYE RRA CIA	TRU(0)	10	7
8.10	2050	BRN SYS SRC SRB SRA RYS RRC RRB RRA B18 CIA CPB CPA	CB8(6)	2	11
8.11	2055	YP1 BRN SYY SRC SRA RYY PCY CPA TM3	Y05(12)	11	3
8.12	15	YM1 BRN SYS SRC RYS RRC CIC	Y01(10)	12	13
8.13	45	JSB SYY SRA RYS TM1	(14)	13	12
8.14	55	BRN SYY RYY	TRU(0)	17	9
8.15	600	YM1 BRN SYS SRC SRA RYS RRB CIC	TRU(0)	18	1
9. 0	5700	YP1 BRN SYS SRA RYS TM1	CB8(6)	1	4
9. 1	5705	YF0 BRN SYE SRA RYE TM1	S40(8)	2	3
9. 2	5710	BRN SYS SRB SRA RYY	S40(8)	6	5
9. 3	5715	BRN SYY RYY	S40(8)	7	4
9. 4	5720	YF0 BRN SYS SRC RYY	TRU(0)	8	12
9. 5	5725	YP1 BRN SYY SRA RYY TM1	Y05(12)	5	8
9. 6	5730	YM1 JSB SYY RYS RRB	(9)	12	13
9. 7	5735	IND SYS SRC SRB SRA RYY	(0)	0	0
9. 8	5740	YM1 JSB SYY RYS RRA	(10)	12	13
9. 9	5745	BRN SYY SRB SRA RYY	BB8(4)	7	12
9.10	5750	BRN SYS SRB SRA RYY	AB8(1)	6	11
9.11	5755	JSB SYY SRA RYY	(13)	19	12
9.12	5760	BRN SYS SRB RYY	TRU(0)	9	14
9.13	5765	BRN SYE SRA RYE TM1	TRU(0)	6	13
9.14	5815	JSB SYS SRC RYS RRC	(15)	8	15
9.15	5820	BRN SYS SRC RYS RRC	TRU(0)	9	7
10. 0	2200	BRN SYY RYS RRB	CB8(6)	2	1
10. 1	2205	YM1 BRN SYY RYS RRC CIC	BN0(5)	5	8
10. 2	2210	YP1 JSB SYE SRC RYE CPC TM3	(6)	5	11
10. 3	2215	YF0 BRN SYS SRB SRA RYS RRB CIA	S40(8)	4	5
10. 4	2220	BRN SYE SRC SRB RYE RRB CIC CIB	TRU(0)	8	10
10. 5	2225	YF0 JSB SYS SRA RYY	(10)	5	11
10. 6	2230	JSB SYS SRB SRA RYE CIB CIA TM1	(3)	23	13
10. 7	2240	BRN SYS SRA RYE TM1	TRU(0)	8	10
10. 8	2260	YF0 BRN SYS SRC RYS RRC TM3	CB8(6)	2	9
10. 9	2265	YP1 BRN SYY RYS RRC CPC	TRU(0)	8	0
10.10	2270	BRN SYE SRC SRA RYY CIA	TRU(0)	30	12
10.11	65	BRN SYY RYY	TRU(0)	17	10
10.12	100	BRN SYY SRA RYY TM2	END(15)	11	12
10.13	105	JSB SYY RYY	(12)	13	12
10.14	150	BRN SYY SRC RYY FLG TM4	Y00(9)	12	13
10.15	210	YP1 BRN SYY SRB RYY TM1	Y05(12)	15	13
11. 0	3200	YM1 BRN SYE SRC RYS RRC TM3	CB8(6)	2	1
11. 1	3205	YF0 BRN SYS SRC RYS CPC TM3	TRU(0)	27	15
11. 2	3210	JSB SYE SRA RYS RRA CIA TM1	(3)	5	11
11. 3	3215	JSB SYS SRB RYE RRB CIB	(4)	5	4
11. 4	3220	JSB SYS SRC SRA RYS RRB CPC CPA	(5)	19	0
11. 5	3225	YM1 JSB SYE SRC RYE RRC CPC	(6)	5	11
11. 6	3230	BRN SYS SRB SRA RYE CPB TM1	TRU(0)	11	7
11. 7	3235	BRN SYE SRB RYS RRA TM2	TRU(0)	11	8
11. 8	3240	BRN SYE SRC RYE TM3	COM(3)	13	9
11. 9	3245	BRN SYE SRA RYE TM1	CB8(6)	10	11
11.10	3250	JSB SYS SRC SRB SRA RYS RRC B18 CIB CIA CPB CPA	(12)	22	11
11.11	3255	BRN SYE SRB SRA RYE CIB CIA CPB CPA TM1	TRU(0)	11	10
11.12	3260	YP1 BRN SYY SRB SRA RYY RRB RRA PCY CPA TM2	Y05(12)	12	15
11.13	3265	BRN SYS SRC RYE TM3	TRU(0)	27	15
11.14	3270	BRN SYS SRA RYE RRA	TRU(0)	23	0
11.15	3275	YP1 BRN SYY SRC RYY TM3	Y05(12)	15	14
12. 0	2405	YF0 JSB SYE SRA RYY TM2	(1)	5	11
12. 1	2410	JSB SYS SRB RYY CIB	(2)	5	13
12. 2	2415	YP1 JSB SYY RYY	(3)	5	11
12. 3	2420	BRN SYE SRC RYE TM3	BN0(5)	9	4
12. 4	2425	BRN SYS SRA RYE CIA TM1	CB8(6)	5	6
12. 5	2430	BRN SYE SRB RYY	S00(7)	12	11
12. 6	2435	JSB SYS SRB SRA RYE CIB CIA CPB CPA TM1	(7)	23	13
12. 7	2440	YF0 BRN SYS SRC SRB RYS RRC RRB B18 CPB	S40(8)	10	9
12. 8	2445	BRN SYS SRC SRB RYS RRC B18 CPB	TRU(0)	12	10
12. 9	2450	BRN SYE SRB RYE RRB CIB	TRU(0)	14	12
12.10	2455	BRN SYS SRA RYS RRB CPA	TRU(0)	27	0

3,766,370

31

32

12.11	2460	BRN SYS SRA RYY	TRU(0)	12	8
12.12	2465	YP1 BRN SYY SRB SRA RYY TM4	Y05(12)	12	8
12.13	5800	BRN SYS SRB SRA RYS RRB RRA CPB CPA	COM(3)	14	15
12.14	5805	YF0 RTN SYY RYY TM4	(0)	0	0
12.15	5810	YF0 RTN SYY RYY CPB CPA TM4	(0)	0	0
13. 0	4600	BRN SYY RYS TM1	CB8(6)	1	4
13. 1	4605	BRN SYS SRA RYS RRA CIO CIA CPC	BN0(5)	3	5
13. 2	4610	YM1 JSB SYS SRB RYS RRB CPB TM1	(7)	5	11
13. 3	4615	BRN SYS SRA RYY CPA	TRU(0)	5	10
13. 4	4620	BRN SYS SRA RYS RRA CIB CIA CPB	TRU(0)	13	6
13. 5	4625	YP1 BRN SYY SRC SRB RYY RRC RRB PCY CPC	Y05(12)	5	0
		TM2			
13. 6	4630	YP1 BRN SYY SRC SRB RYY RRC RRB PCY CPB	Y05(12)	6	0
		TM2			
13. 7	4635	YP1 BRN SYY SRA RYY TM3	Y05(12)	7	8
13. 8	4640	YP1 BRN SYY SRB RYY TM4	Y05(12)	8	9
13. 9	4645	JSB SYE SRC RYS CIO TM3	(10)	5	11
13.10	4650	JSB SYS SRC RYS RRC CIO	(0)	5	14
13.11	1230	BRN CON SYY RYY	TRU(0)	7	11
13.12	10	YF0 BRN SYS SRB SRA RYY B18 CIB CIA CPB	OPC(14)	13	12
13.13	20	BRN SYY SRB RYE RRB	TRU(0)	25	9
13.14	8910	BRN SYY RYY	TRU(0)	31	6
13.15	8915	YP1 BRN SYY SRC SRB SRA RYY	Y05(12)	15	14
14. 0	300	BRN SYS SRA RYS RRB	AN0(2)	14	1
14. 1	305	BRN SYY SRB SRA RYE RRB RRA	BN0(5)	7	2
14. 2	310	BRN SYY SRB RYY RRB CIB CPB TM2	COM(3)	4	3
14. 3	315	BRN SYS SRA RYY TM2	BB8(4)	5	4
14. 4	320	BRN SYS SRA RYY	AB8(1)	3	1
14. 5	325	BRN SYY RYS RRB RRA	S40(8)	6	14
14. 6	330	BRN SYY SRB SRA RYY	COM(3)	9	10
14. 7	335	YP1 BRN SYY SRB SRA RYY TM2	Y05(12)	7	8
14. 8	340	BRN SYE SRB SRA RYY RRB RRA	AN0(2)	14	2
14. 9	345	YP1 BRN SYY SRB RYY RRB PCY TM2	Y05(12)	9	12
14.10	350	YP1 BRN SYY SRB RYY RRB PCY TM2	Y05(12)	10	11
14.11	355	BRN SYY RYY	COM(3)	13	12
14.12	360	YF0 JSB SYS SRB SRA RYY	(14)	8	15
14.13	365	YF0 JSB SYS SRC RYY	(12)	31	1
14.14	370	BRN SYY RYY	TRU(0)	10	13
14.15	555	YF0 BRN SYS SRA RYY TM2	TRU(0)	15	15
15. 0	4100	BRN SYY RYE TM3	BN0(5)	2	1
15. 1	4105	BRN SYY RYY	CB8(6)	12	3
15. 2	4110	JSB SY5 SRB RYS RRB B18	(6)	26	12
15. 3	4115	JSB SYE SRC RYY	(4)	5	11
15. 4	4120	JSB SYS SRB RYY CIB	(5)	5	13
15. 5	4125	BRN SYY SRC RYE CIO CPC TM3	TRU(0)	2	0
15. 6	4130	JSB SYS SRB RYY	(11)	8	15
15. 7	4135	BRN SYY RYS RRB	BB8(4)	8	12
15. 8	4140	BRN SYY RYY	BN0(5)	12	9
15. 9	4145	JSB SY5 SRB RYS RRB B18	(10)	26	12
15.10	4150	BRN SYE SRC SRB RYE CIB TM3	TRU(0)	2	10
15.11	4160	BRN SYY RYS RRB	TRU(0)	21	14
15.12	4165	YM1 BRN SYS SRC RYY	TRU(0)	8	12
15.13	4170	BRN SYE SRC RYE TM3	BB8(4)	14	12
15.14	4175	YM1 BRN SYS SRC RYS RRB B18 CIB CPA	TRU(0)	18	11
15.15	570	YP1 BRN SYY SRB RYY RRB TM1	TRU(0)	1	0
16. 0	9015	0.0000001 10101111 10000000 11000000 01000000 00010111			
16. 1	8001	0.1001111 10101011 00000000 00011100 11110010 01001110			
16. 2	8002	0.1000100 11111110 10010110 10100111 01110101 00011001			
16. 3	8003	0.1000000 10101110 10101101 00111100 11111101 11000111			
16. 4	8004	0.1000000 00101100 11001101 01111111 11100000 10100001			
16. 5	8005	0.1000000 00001100 10101111 00001111 10000001 10110001			
16. 6	8006	0.1000000 00000100 10101100 11111001 01110110 01011101			
16. 7	8007	0.1000000 00000000 10101100 10101110 10100110 11000101			
16. 8	8008	0.1000000 00000000 00101100 10101100 11001101 01100101			
16. 9	8009	0.1000000 00000000 00001100 10101100 10101111 00001111			
16.10	8010	0.1000000 00000000 00000100 10101100 10101100 11111001			
16.11	8011	0.1000000 00000000 00000000 10101100 10101100 10101111			
16.12	8012	0.1000000 00000000 00000000 00101100 10101100 10101101			
16.13	8013	0.1000000 00000000 00000000 00001100 10101100 10101101			

16.14	8014	0.1000000	00000000	00000000	00000100	10101100	10101101					
16.15	8015	0.1000000	00000000	00000000	00000000	10101100	10101101					
17.0	8016	0.1000000	00000000	00000000	00000000	00101100	10101101					
17.1	8017	0.1000000	00000000	00000000	00000000	00001100	10101101					
17.2	8018	0.1000000	00000000	00000000	00000000	00000100	10101101					
17.3	8019	0.1000000	00000000	00000000	00000000	00000000	10101101					
17.4	8020	0.1000000	00000000	00000000	00000000	00000000	00101101					
17.5	8021	0.1000000	00000000	00000000	00000000	00000000	00001101					
17.6	8022	0.1000000	00000000	00000000	00000000	00000000	00000001					
17.7	8023	0.1000000	00000000	00000000	00000000	00000000	00000000					
17.8	9020	1.0000000	00000000	00000000	00000000	00000000	00000000					
17.9	35	YF0	BRN	SYR	RYR	FLG	ERR	OPC(14)	14 12			
17.10	120	BRN	SYR	RYR	FLG			ENC(15)	12 11			
17.11	130	YM1	BRN	SYR	SRA	RYR	FLG	TRU(0)	25 15			
17.12	160	BRN	SYR	RYR	FLG			OPC(14)	10 13			
17.13	180	YF0	BRN	SYS	SRC	RYR	FLG	TM4	TRU(0) 9 0			
17.14	25	BRN	SYR	RYR	FLG	ERR		ENC(15)	9 11			
17.15	3425	YF0	BRN	SYS	SRB	SRA	RYE	RRB	RRA	CIB	CPB	TRU(0) 23 6
		TM1										
18.0	505	YM1	BRN	SYR	RYR	RRB				BN0(5)	3 5	
18.1	510	BRN	SYS	SRC	RYR	RRR	CIC	CPC	TM3	BB8(4)	2 3	
18.2	515	BRN	SYR	RYR	TM4					Y00(9)	4 9	
18.3	520	BRN	SYR	RYR	CPB	TM4				Y00(9)	0 9	
18.4	525	YM1	BRN	SYR	RYR	RRB				BN0(5)	2 5	
18.5	530	YP1	BRN	SYS	SRC	SRA	RYR	RRR	CIC	CPA	BB8(4) 6 7	
18.6	535	BRN	SYS	SRB	RYR	RRB	CPB	CPA	TM2	AB8(1)	8 6	
18.7	540	BRN	SYS	SRB	RYR	RRB	CPB	TM2		AB8(1)	8 7	
18.8	545	YF0	BRN	CON	SYS	SRC	RYR	RRR	TM3	TRU(0)	0 12	
18.9	560	YP1	BRN	SYR	SRB	RYR				Y05(12)	9 10	
18.10	565	BRN	SYR	SRC	SRB	RYR				TRU(0)	27 14	
18.11	4700	YM1	BRN	SYR	SRA	RYE	TM1			BN0(5)	13 12	
18.12	4705	YP1	BRN	SYR	RYR	TM1				TRU(0)	7 12	
18.13	4725	YF0	BRN	SYR	RYR					TRU(0)	10 13	
18.14	5530	YP1	BRN	SYR	SRB	RYR	TM4			Y05(12)	14 15	
18.15	5535	BRN	SYS	SRB	RYR	RRB	BI8			TRU(0)	31 2	
19.0	2300	BRN	SYS	SRB	SRA	RYR	RRR	RRA	CIA	CPB	BB8(4) 3 1	
19.1	2305	BRN	SYR	RYR	RRR	CIC	CPC			BB8(4)	2 5	
19.2	2310	YP1	BRN	SYR	SRC	SRB	RYR	RRR	RRB	PCY	CPC	Y05(12) 2 0
		TM2										
19.3	2315	BRN	SYR	RYR	RRR	CIB	CPB			BB8(4)	4 5	
19.4	2320	YP1	BRN	SYR	SRC	SRB	RYR	RRR	RRB	PCY	CPB	Y05(12) 4 0
		TM2										
19.5	2325	BRN	SYR	RYR	RRB					CB8(6)	6 7	
19.6	2330	BRN	SYS	SRC	SRA	RYR	RRR	CPC	CPA	BB8(4)	3 1	
19.7	2335	YP1	BRN	SYR	SRA	RYR	TM1			Y05(12)	7 8	
19.8	2340	YM1	BRN	SYS	SRB	RYE	CIB	TM3		TRU(0)	1 10	
19.9	2345	YF0	RTN	SYS	SRB	SRA	RYR	CPB		(0)	0 0	
19.10	2355	YM1	BRN	SYR	SRB	RYR	TM4			Y00(9)	10 9	
19.11	2360	BRN	SYR	SRC	RYR					TRU(0)	8 11	
19.12	2365	YP1	BRN	SYR	SRB	SRA	RYR	TM2		Y05(12)	12 13	
19.13	2370	RTN	SYR	SRC	SRB	RYE	TM3			(0)	0 0	
19.14	2375	YP1	BRN	SYR	SRB	SRA	RYR	RRR	RRA	PCY	CPB	Y05(12) 14 13
		TM2										
19.15	550	YM1	BRN	SYR	SRC	RYR	TM2			TRU(0)	14 15	
20.0	7000	0.1001101	10111010	01110110	11010100	00100001	10101111					
20.1	7001	0.1101101	11101100	10101101	10001011	00111011	11100001					
20.2	7002	0.1111010	11100110	00111011	11111111	01011010	10000111					
20.3	7003	0.1111110	10101110	10000111	01100100	01110000	11000001					
20.4	7004	0.1111111	10101010	11101001	00001011	11111111	11011000					
20.5	7005	0.1111111	11101010	10101110	10010011	00011110	01101100					
20.6	7006	0.1111111	11111010	10101010	11101001	00111011	01101000					
20.7	7007	0.1111111	11111110	10101010	10101110	10010011	11011101					
20.8	7008	0.1111111	11111111	10101010	10101010	11101001	00111110					
20.9	7009	0.1111111	11111111	11101010	10101010	10101110	10010100					
20.10	7010	0.1111111	11111111	11111010	10101010	10101010	11101001					
20.11	7011	0.1111111	11111111	11111110	10101010	10101010	10101111					
20.12	7012	0.1111111	11111111	11111111	10101010	10101010	10101011					
20.13	7013	0.1111111	11111111	11111111	11101010	10101010	10101011					

20.14	7014	0.11111111 11111111 11111111 11111010 10101010 10101011		
20.15	7015	0.11111111 11111111 11111111 11111110 10101010 10101011		
21. 0	7016	0.11111111 11111111 11111111 11111111 10101010 10101011		
21. 1	7017	0.11111111 11111111 11111111 11111111 11101010 10101011		
21. 2	7018	0.11111111 11111111 11111111 11111111 11111010 10101011		
21. 3	7019	0.11111111 11111111 11111111 11111111 11111110 10101011		
21. 4	7020	0.11111111 11111111 11111111 11111111 11111111 11101011		
21. 5	7021	0.11111111 11111111 11111111 11111111 11111111 11111011		
21. 6	7022	0.11111111 11111111 11111111 11111111 11111111 11111111		
21. 7	7023	0.11111111 11111111 11111111 11111111 11111111 11111111		
21. 8	4200	YP1 BRN SYR SRB SRA RYY TM4	Y05(12)	8 9
21. 9	4205	BRN SYS SRB SRA RYY CIA CPA	AB8(1)	11 10
21.10	4215	YP1 BRN SYR SRA RYY PCY CPA TM4	Y05(12)	10 12
21.11	4220	YP1 BRN SYR SRB SRA RYY RRB RRA PCY CPA	Y05(12)	11 13
		TM2		
21.12	4225	BRN SYE SRC SRB RYE TM3	TRU(0)	7 15
21.13	4230	BRN SYE SRC SRB RYE CIC CPC TM3	TRU(0)	2 2
21.14	4235	BRN SYS SRB SRA RYS CIB TM1	BN0(5)	15 8
21.15	4240	BRN SYR RYY	TRU(0)	15 12
22. 0	3300	BRN CON SYS SRC SRB SRA RYS RRC RRB RRA	CB8(6)	4 1
		CIC CIB CIA		
22. 1	3305	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	TRU(0)	22 2
		CIB CIA CPB CPA TM2		
22. 2	3315	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	Y04(11)	2 3
		PCY CPB CPA TM2		
22. 3	3325	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	S83(13)	0 7
		PCY CPB CPA TM2		
22. 4	3310	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	TRU(0)	22 5
		CIC CPC TM2		
22. 5	3320	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	Y04(11)	5 6
		PCY CPC TM2		
22. 6	3330	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	S83(13)	0 7
		PCY CPC TM2		
22. 7	3335	BRN SYS SRC RYS RRC B18	S40(8)	8 12
22. 8	3340	BRN SYR RYS RRC	CB8(6)	9 0
22. 9	3345	BRN SYR RYY	CB8(6)	4 1
22.10	3350	YP1 BRN SYR SRB RYY RRC	Y05(12)	10 0
22.11	3355	YP1 BRN SYR SRC SRA RYY TM3	Y05(12)	11 10
22.12	3360	RTN SYS SRC SRB SRA RYE RRC CIA CPA	(0)	0 0
22.13	3365	BRN SYS SRC RYY RRC	AN0(2)	15 14
22.14	3370	YF0 BRN CON SYR RYY	TRU(0)	29 9
22.15	3375	AD9 YF0 BRN CON SYR RYY	TRU(0)	29 9
23. 0	3400	YM1 BRN SYS SRB RYS RRC CPB	S40(8)	1 2
23. 1	3405	BRN SYE SRB SRA RYE RRB RRA CIB CIA	TRU(0)	17 15
23. 2	3410	YF0 BRN SYS SRA RYY CIA CPA	CB8(6)	3 5
23. 3	3415	YP1 BRN SYR SRA RYY	Y05(12)	3 7
23. 4	3420	BRN SYS SRA RYE RRA CIA CPA TM1	BN0(5)	8 10
23. 5	3430	YP1 BRN SYR SRB SRA RYY PCY CPA TM4	Y05(12)	5 7
23. 6	3435	BRN SYR RYY CIA CPA	TRU(0)	23 5
23. 7	3440	BRN SYS SRB SRA RYY CIB CPB	TRU(0)	19 14
23. 8	3445	BRN SYE SRB RYY CIB	S80(7)	12 9
23. 9	3450	BRN SYR RYS RRB	TRU(0)	14 11
23.10	3455	YP1 BRN SYR SRB RYY TM1	Y05(12)	10 11
23.11	3460	BRN SYR SRA RYY CIA	TRU(0)	7 2
23.12	3465	YP1 BRN SYR SRB RYY RRB PCY TM2	Y05(12)	12 9
23.13	2065	YP1 BRN SYS SRC SRB RYS RRC RRB TM3	S40(8)	15 14
23.14	2060	RTN SYS SRA RYY CPA	(0)	0 0
23.15	2070	YP1 RTN CON SYS SRB RYS RRB	(0)	0 0
24. 0	8100	0.0110001 10010101 11111000 10010110 00001000 01110000		
24. 1	8101	0.1000110 01001111 10101001 11101010 10110100 00001100		
24. 2	8102	0.1000001 01100010 10111011 11101010 00000100 01010001		
24. 3	8103	0.1000000 01010110 00100100 01110010 01111010 10111011		
24. 4	8104	0.1000000 00010101 01100010 00101011 01001101 11010110		
24. 5	8105	0.1000000 00000101 01010110 00100010 01000110 10111100		
24. 6	8106	0.1000000 00000001 01010101 01100010 00100010 10110100		
24. 7	8107	0.1000000 00000000 01010101 01010110 00100010 00100100		
24. 8	8108	0.1000000 00000000 00010101 01010101 01100010 00100010		
24. 9	8109	0.1000000 00000000 00000101 01010101 01010110 00100010		
24.10	8110	0.1000000 00000000 00000001 01010101 01010101 01100010		

24. 11	8111	0.1000000 00000000 00000000 01010101 01010101 01010110		
24. 12	8112	0.1000000 00000000 00000000 00010101 01010101 01010101		
24. 13	8113	0.1000000 00000000 00000000 00000101 01010101 01010101		
24. 14	8114	0.1000000 00000000 00000000 00000001 01010101 01010101		
24. 15	8115	0.1000000 00000000 00000000 00000000 01010101 01010101		
25. 0	8116	0.1000000 00000000 00000000 00000000 00010101 01010101		
25. 1	8117	0.1000000 00000000 00000000 00000000 00000101 01010101		
25. 2	8118	0.1000000 00000000 00000000 00000000 00000001 01010101		
25. 3	8119	0.1000000 00000000 00000000 00000000 00000000 01010101		
25. 4	8120	0.1000000 00000000 00000000 00000000 00000000 00010101		
25. 5	8121	0.1000000 00000000 00000000 00000000 00000000 00000101		
25. 6	8122	0.1000000 00000000 00000000 00000000 00000000 00000001		
25. 7	8123	0.1000000 00000000 00000000 00000000 00000000 00000000		
25. 8	8124	0.1000000 00000000 00000000 00000000 00000000 00000000		
25. 9	30	BRN SYR SRB RYY RRB TM4	TRU(0)	25 10
25. 10	40	BRN SYR SRB RYY RRB PCY	TRU(0)	25 11
25. 11	50	YM1 BRN SY5 SRA RYY TM1	TRU(0)	25 12
25. 12	70	YM1 BRN SYS SRB RYS RRB	TRU(0)	25 13
25. 13	80	YP1 BRN SYE SRC RYY TM1	TRU(0)	25 14
25. 14	90	YF0 RTN SYE SRC RYE RRC TM1	(0)	0 0
25. 15	140	YM1 BRN SYR SRC RYY FLG TM4	TRU(0)	10 14
26. 0	4300	BRN CON SYS SRC SRB SRA RYS RRC RRB RRA	BB8(4)	2 1
		CIC CIB CIA		
26. 1	4305	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	TRU(0)	26 3
		CIC CPC TM2		
26. 2	4310	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	TRU(0)	26 4
		CIB CIA CPB CPA TM2		
26. 3	4315	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	Y04(11)	3 5
		PCY CPC TM2		
26. 4	4320	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	Y04(11)	4 6
		PCY CPB CPA TM2		
26. 5	4325	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	S83(13)	0 7
		PCY CPC TM2		
26. 6	4330	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	S83(13)	0 7
		PCY CPB CPA TM2		
26. 7	4335	BRN SYS SRC RYS RRC B18	S40(0)	8 10
26. 8	4340	BRN SYR RY5 RRB	CB8(6)	9 0
26. 9	4345	BRN SYR RYY	BB8(4)	2 1
26. 10	4350	YP1 BRN SYR SRB RYY TM1	Y05(12)	10 11
26. 11	4355	RTN SYS SRC SRB SRA RYY B18 CIC CIA CPB	(0)	0 0
		CPA		
26. 12	4360	BRN SYS SRB RYY CIB	TRU(0)	26 13
26. 13	4365	YP1 BRN SYR SRA RYY TM2	Y05(12)	13 14
26. 14	4370	BRN SY5 SRA RY5 RRA B18	TRU(0)	5 15
26. 15	9035	0.1011000 10111001 00001011 11111011 11101000 11101000		
27. 0	2500	BRN CON SYS SRC SRB SRA RYS RRC RRB RRA	BB8(4)	2 1
		CIC CIB CIA		
27. 1	2505	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	TRU(0)	27 3
		CIC CIA CPC CPA TM2		
27. 2	2510	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	TRU(0)	27 4
		CIB CPB TM2		
27. 3	2515	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	Y04(11)	3 5
		PCY CPC CPA TM2		
27. 4	2520	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	Y04(11)	4 6
		PCY CPB TM2		
27. 5	2525	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	S80(7)	0 7
		PCY CPC CPA TM2		
27. 6	2530	YP1 BRN SYR SRC SRB SRA RYY RRC RRB RRA	S80(7)	0 7
		PCY CPB TM2		
27. 7	2535	YP1 BRN SYR SRB RYY TM1	Y05(12)	7 8
27. 8	2540	BRN SY5 SRA RYE RRA	TRU(0)	27 9
27. 9	2545	BRN SYR RY5 RRB RRA	TRU(0)	14 11
27. 10	5100	BRN SYR RYS RRC	BB8(4)	12 11
27. 11	5105	BRN SYE SRB RYS RRB TM1	CB8(6)	14 13
27. 12	5110	BRN SYE SRB RYS RRB TM1	CB8(6)	13 14
27. 13	5115	BRN SYS SRC RYE TM3	COM(3)	15 14
27. 14	5120	RTN SYS SRC SRB SRA RYY CIC	(0)	0 0
27. 15	5125	BRN SYR RYS RRC B18	TRU(0)	7 6
28. 0	7100	0.1100100 10000111 11101101 01010001 00010000 10110100		

28. 1	7101	0.1110110	10110001	10011100	00010101	10000110	11101101			
28. 2	7102	0.1111101	01101101	11010111	11100100	10110010	00000011			
28. 3	7103	0.1111111	01010110	11101010	01101010	10110000	10111110			
28. 4	7104	0.1111111	11010101	01101110	11011100	10110011	11111000			
28. 5	7105	0.1111111	11110101	01010110	11101110	10100101	11011001			
28. 6	7106	0.1111111	11111101	01010101	01101110	11101101	11001010			
28. 7	7107	0.1111111	11111111	01010101	01010110	11101110	11101010			
28. 8	7108	0.1111111	11111111	11010101	01010101	01101110	11101111			
28. 9	7109	0.1111111	11111110	11110101	01010101	01010110	11101111			
28.10	7110	0.1111111	11111111	11111101	01010101	01010101	01101111			
28.11	7111	0.1111111	11111111	11111111	01010101	01010101	01010111			
28.12	7112	0.1111111	11111111	11111111	11010101	01010101	01010101			
28.13	7113	0.1111111	11111111	11111111	11110101	01010101	01010101			
28.14	7114	0.1111111	11111111	11111111	11111101	01010101	01010101			
28.15	7115	0.1111111	11111111	11111111	11111111	01010101	01010101			
29. 0	7116	0.1111111	11111111	11111111	11111111	11010101	01010101			
29. 1	7117	0.1111111	11111111	11111111	11111111	11110101	01010101			
29. 2	7118	0.1111111	11110111	11111111	11111111	11111101	01010101			
29. 3	7119	0.1111111	11111111	11111111	11111111	11111111	01010101			
29. 4	7120	0.1111111	11111111	11111111	11111111	11111111	11010101			
29. 5	7121	0.1111111	11111111	11111111	11111111	11111111	11110101			
29. 6	7122	0.1111111	11111111	11111111	11111111	11111111	11111101			
29. 7	7123	0.1111111	11111111	11111111	11111111	11111111	11111111			
29. 8	7124	0.1111111	11111111	11111111	11111111	11111111	11111111			
29. 9	2715	BRN SYY SRA RYY TM3				TRU(0)	29	14		
29.10	9040	0.0000000 00000000 00000000 00000000 00000000 10000000								
29.11	2700	YM1 BRN SYY SRB RYY TM1				Y00(9)	11	12		
29.12	2705	YM1 BRN SYY RYY				TRU(0)	29	13		
29.13	2710	BRN SYE SRB RYS RRB CPB				TRU(0)	14	12		
29.14	2720	YP1 BRN SYY SRB RYY TM3				Y05(12)	9	15		
29.15	2725	BRN SYE SRB RYY RRB				TRU(0)	10	13		
30. 0	1900	BRN SYS SRA RY5 RRC CPA				BN0(5)	1	4		
30. 1	1905	BRN SYS SRA RY5 RRC				TRU(0)	30	4		
30. 2	1910	YP1 BRN SYY SRC SRB RYY RRC RRB PCY CPB				Y05(12)	2	4		
		TM2								
30. 3	1915	YP1 BRN SYY SRC SRB RYY RRC RRB PCY CPC				Y05(12)	3	4		
		TM2								
30. 4	1935	BRN CON SYS SRC SRB SRA RYS RRC RRB RRA				CB0(6)	5	6		
		CIC CIB CIA								
30. 5	1940	YP1 BRN SYY SRC SRB SRA RYY RRC RRB RRA				BB8(4)	7	3		
		CIC CIA CPC CPA TM2								
30. 6	1945	YP1 BRN SYY SRC SRB SRA RYY RRC RRB RRA				BB8(4)	8	2		
		CIB CPB TM2								
30. 7	1950	YP1 BRN SYY SRC SRB SRA RYY RRC RRB RRA				Y04(11)	7	9		
		PCY CPC CPA TM2								
30. 8	1955	YP1 BRN SYY SRC SRB SRA RYY RRC RRB RRA				Y04(11)	8	10		
		PCY CPB TM2								
30. 9	1960	YP1 BRN SYY SRC SRB SRA RYY RRC RRB RRA				S80(7)	4	11		
		PCY CPC CPA TM2								
30.10	1965	YP1 BRN SYY SRC SRB SRA RYY RRC RRB RRA				S80(7)	4	11		
		PCY CPB TM2								
30.11	1970	BRN SYS SRC SRB SRA RYE RRC				TRU(0)	19	12		
30.12	1975	YP1 BRN SYY SRA RYY TM3				Y05(12)	12	11		
30.13	5500	YM1 BRN SYY SRB RYY TM4				Y01(10)	13	14		
30.14	5505	BRN SYS SRB RY5 RRB				TRU(0)	30	15		
30.15	5510	BRN SYY RYS RRB RRA				TRU(0)	31	0		
31. 0	5520	BRN SYY SRB RYY				COM(3)	1	2		
31. 1	5525	BRN SYS SRC SRB RYS RRC CIC CIB				TRU(0)	10	14		
31. 2	5540	BRN SYS SRB RYE RRB				TRU(0)	27	10		
31. 3	5545	YP1 BRN SYY SRB RYY PCY CPB TM1				Y05(12)	3	4		
31. 4	5550	BRN SYS SRC RY5 RRB				COM(3)	2	5		
31. 5	5555	BRN SYY RYY				BN0(5)	2	1		
31. 6	8800	BRN SYY SRC SRB SRA RYY RRC RRB RRA CIC				TRU(0)	31	7		
		CIB CIA								
31. 7	8805	BRN SYY RYY RRC RRB RRA				AN0(2)	8	6		
31. 8	8810	BRN SYY SRB RYY TM1				BN0(5)	9	11		
31. 9	8815	YP1 BRN SYY SRC SRB SRA RYY CPC CPB CPA				BN0(5)	10	11		
31.10	8820	BRN SYY RYY				Y00(9)	6	12		

31. 11	8825	BRN	SYT	RYT	FLG	ERR	
31. 12	8830	BRN	SYT	SRD	RYT	RRC	PCY TM1
31. 13	8835	BRN	SYT	SRB	SRA	RYT	RRB RRA PCY TM4
31. 14	8840	YF0	BRN	SYT	RYT		
31. 15	8845	YP1	BRN	SYT	RYT	RRC	RRB RRA TM1

TRU(0)	31	11
TRU(0)	31	13
Y05(12)	15	14
AN0(2)	6	12
TRU(0)	31	12

The instruction register is clocked to load the ROM output every 200 nanoseconds. The data word is loaded into the master latch of the instruction register by Clock and into the slave latch by $\overline{\text{Clock}}$. At Clock the contents of the instruction register are used to control the logic (see block diagram). Loading the instruction register occupies one clock cycle (time intervals 1 and 2), as shown in FIG. 73.

As soon as the instruction is in the slave latch of the instruction register, execution begins. A typical execution might read a pair of byte operands, add them during Clock (2) and store the result during the next Clock (3) into the master latch of the specified register. The next $\overline{\text{Clock}}$ (4) would transfer the stored result from master to slave, where it may be used (read) by the next instruction. Notice that there is a time overlap, and the second instruction has already been loaded from ROM (3) into the master latch of the instruction register and execution has begun (4).

The detailed coding of the instruction register, plus definitions of the instruction fields, are given in FIG. 74. Physically, the register is split up and located on three separate cards: ROM address card, D-register card, and FPP interface card.

The floating point algorithms require considerable flexibility for branching from one area of ROM to another. The following paragraphs describe the various modes employed to specify the next address within a current instruction. The addressing modes are shown in Table 12.

Each microinstruction specifies where the next microinstruction is to be obtained by selecting one of two addresses, dependent on a test condition. One of 16 conditions may be selected for the test by the TS field of the instruction. These conditions are numbered T0 through T15, as shown in Table 10.

TABLE 12. ROM ADDRESSING MODES

MODE	NEXT ADDRESS	
	PAGE	LINE
Unconditional Branching (TS=0)	BP	BL
Conditional Branching		
TS True	MP (Current Page)	BL
TS False	MP (Current Page)	BP
Indirect and Constants		
IND	CS (4-7) Bit 8 = 0	CS (0-3)
CON	CS (4-7) Bit 8 = AD9	CS (0-3)
JSB and Return		
JSB	BP	BL
(JSB and RTN)	(If JAR = 0, save MP in FP)	(If JAR = 0, save TS in FL)
complement JAR (If JAR = 1, save MP in GP)		(If JAR = 1, save TS in GL)
after execution)		
RTN	If JAR = 0: GP If JAR = 1: FP	If JAR = 0: GL If JAR = 1: FL

FIGS. 9A-D show the sources of many of the test inputs; for example, OPC and ENC from the computer, selected outputs of the A, B, C adders, and certain count values of the byte counter YC. These signals are

applied as one input to a three-input gate in the conditional branching logic block, as shown in FIGS. 9A-D. (This gate represents a series of gates performing this function.) The second input to the gate is the decoded test number, and the third is the BRN signal (also decoded from the instruction register) which must be true for all branching instructions. If the test is true, bits 0 through 3 of the ROM address are taken from the BL field; if the test is false, these bits are taken from the BP field. Bits 4-8 of the ROM address are taken from the MP register, which contains the page number of the current microinstruction. Thus, conditional branches may be made only to microinstructions on the current page.

Unconditional branch microinstructions give the next ROM address, regardless of test conditions. The page and line of the next microinstruction are given by the BP and BL fields, respectively. The transfer is accomplished by coding BRN and TRU in the microinstruction. This enables the first of the three gates in the unconditional branching logic block, which in turn enables BP and BL onto the page and line address lines.

The jump to subroutine instruction JSB is an unconditional branch with two special provisions: a return address is stored, allowing return from subroutine completion to this address, and register switching to allow one level of JSB nesting.

The decoded JSB signal gates BP and BL onto the page and line address lines in the unconditional branching logic block. The JSB signal also stores the current page value into either the GP or FP register, depending on the current state of the JAR flip-flop, and loads a return address line value from the TS field into either the GL or FL register, depending on the JAR flip-flop state. The TS field can be used to specify the return address line since conditional branches are not allowed with a JSB microinstruction. Thus, a return address is stored in either GP or GL or FP and FL. Since the stored page value is always the current page value, subroutine returns must be to the same page that contained the JSB call. Furthermore, since only four of the five page bits are stored, both the call and return addresses must be in the lower half of ROM (addresses 0 through 255). The subroutine itself, however, may be located on any page, specified in the BP field.

After the return address has been stored, the JAR flip-flop toggles to its complementary state. The initial state of JAR does not matter, as it is immaterial whether the G or F pair of registers is the first selected. The toggling of JAR after each occurrence of JSB insures that the remaining one of the F or G registers will be used to store a second return address. The return from subroutine instruction RTN retrieves a return address from either G or F depending on JAR and branches to that address. RTN also toggles the JAR flip-flop, insuring that a second return address will be retrieved from the remaining one of the F or G registers.

Each word in ROM is either an instruction or constant. Instructions are loaded into the instruction register, and constants are loaded into the D-register (48

bits). To obtain a constant, the ROM program must first load the address of the desired constant into the CS byte of the C-register, and then issue an instruction containing CON in the BC field. The ninth bit of CS is forced to a 1, thus, constants must be in the upper half of ROM (addresses 256 through 511).

The CON signal reads the CS byte onto the ROM address lines, disables Clock for one cycle, and enables a special clock TS that loads the addressed ROM contents into the D-register. See the D-register logic diagram. When the CON bit (R21) is detected, it is loaded by TS into the master CON latch. At Clock, the CON bit is transferred to the slave latch and inverted to disable Clock. The low input to pin 6 (input control code = 01) causes the master latch to clear, so that at the next Clock CON will go false. This, inverted to true by U92B, reenables Clock. The net result is that one Clock pulse has been inhibited, temporarily halting program execution while the constant is being read.

Note, however, that the TS clock has continued to run, and this clock, enabled during the interval that CON is high, loads ROM bits R0 through R47 (the constant) into the D-register.

If a series of constants is called, the CIC bit (R38) may be used to increment the constant address in CS. The purpose of the CKC flip-flop (which, like the CON flip-flop, is clocked by TS) is to assume the function of the CIC flip-flop (disabled in the absence of Clock) during the CON cycle. Note that this feature applies only for CS addresses below 24 (decimal). These 24 locations provide a table that results in a numerical convergence after 25 steps. The S24 signal inhibits CIC for addresses 24 or higher in order to conserve ROM space. The program may continue to call for constants and keep issuing the CIC command, but in effect the contents of location 24 will continue to be read on each further call.

IND reads the 8-bit CS byte onto the ROM address lines. For IND alone, the low half of ROM is addressable (0 to 255) since the ninth address bit (RA8) cannot be controlled by the 8-bit CS register. For CON, however, U61A forces the ninth bit to a 1 (since AD9 is normally 0), so that constants will always be read from the high half of ROM (256 to 511). For certain purposes (such as the ROM dump routine), AD9 can be made true, so that CON can also read the lower half of ROM.

The floating point processor contains three nearly identical arithmetic sections, each typically consisting of a register, a shifter, and an adder. The A-register/shifter/adder will be discussed in detail first; differences for the B and C sections will be described later.

The FPP A-register accommodates 48 bits of data in six separately controllable bytes (A0 through A5). In addition, there is an exponent byte (AE) and a shift byte (AS).

The A-shifter provides a means of selecting any eight consecutive data bits from the 48 bits stored in the FPP A-register starting at any bit position.

The A-adder adds an 8-bit byte, selected from the A-register, to another 8-bit byte, selected from the C-register, the B-shifter, the D-shifter, or the A-shifter.

With reference to the block diagram of FIGS. 9A-D, the logic will be discussed left to right across the A-register/shifter/adder block. On the left side of the block is a series of four transfer mode gates (each representing eight separate gates for the complete

byte). If transfer mode 1 is selected in the ROM instruction, one of the C-register bytes (on the C50 through C57 lines) will be transferred as an input to the A-adder. (The C byte number selected will be the same as the A byte number selected.) Similarly, if transfer mode 2, 3, or 4 is selected, the gates will transfer a shifted B byte (on the B70 through B77 lines), a shifted D byte (on the D70 through D77 lines) or a shifted A byte (on the A70 through A77 lines).

The output of the Transfer Mode gates is applied to a true/complement network consisting of an "and"/"nor" pair of gates for each bit. If the CPA instruction bit is true, each bit is complemented before being routed to the A-adder on the A90 through A97 lines.

The other input to the A-adder (lines A60 through A67) is enabled if the RRA bit of the instruction register is true. The input consists of one of the FPP A-register bytes on the A50 through A57 lines (byte selection described below).

The result of the addition appears on the A00 through A07 lines, with a possible carry saved in the CY bit register. The carry may be used (propagated) by a PCY instruction in the next cycle. It is also possible to inject a carry (actually an increment by one) by means of a CIA signal. PCY and CIA are functions of the Special field of the instruction word, as is BI8, which can force a one on the eighth bit (A97) of the transferred input to the adder.

Tests which can be made on the A00 through A07 output are: eighth bit true or false, eighth bit of A does or does not equal eighth bit of B, and adder output is zero or non-zero.

The adder output is applied to all eight byte positions of the A-register (the data is stored in a master register at Clock time). At Clock time, the data will be transferred into a byte position (slave register) which is selected by one of eight enabling signals: AY0 through AY5, AYE, or AYS. The enabling signal is derived from the SR, SY, and YC fields of the instruction register. The SR field specifies the A-register (SRA), and SY either specifies byte AS, AE, A5 or else enables the YC field (byte counter) to select one of the six data bytes, A0 through A5. The byte counter produces an octal output on the ROM address card, consisting of signals Y0, Y1, Y2, which is decoded on the FPP interface card to produce the SY0 through SY5 signals. The decoder is not enabled if the SY field specifies SY5 (store in A5 byte), SYS (store in AS byte) or SYE (store in AE byte).

The bytes stored in the FPP A-register can be selectively read out by read signals derived from the RY and YC fields of the instruction register. The RY field either specifies byte AS, AE, or A5 (by RYS, RYE, or RY5 signals), or else enables the decoded byte count from the YC field to select one of the six data bytes (by the RY0 through RY5 signals). The selected byte is routed via the A50 through A57 lines to the A-adder.

In addition to the selective byte reading described in the preceding paragraph, provision is also made to read any adjacent eight bits in the data portion of the A-register. Byte boundaries are ignored, and the register is looked at as a 48-bit data register. Selection is accomplished by the A-shifter, under control of the shift byte (AS) in the A-register.

The shifter may be viewed as an addressable reader. (see FIG. 75.) The numerical value of the shift byte (decimal) enable points to the least significant bit of the desired 8-bit series. This bit and the next higher

seven bits are read out to the transfer mode gates.

As shown in FIG. 75, special cases occur when the shift byte points to bit positions higher than 40. (Seven of the eight bits of AS are used for addressable reading, so AS can point to values as high as 127.) When the AS value is between 41 and 47 (inclusive), one or more bits selected at the high end of the series of eight will be nonexistent. These non-existent bits are referred to as phantom bits (P); provision is made to fill these bit positions on the output lines (A70 through A77) with either zeros or copies of the sign bit (bit 47). The desired choice is made by controlling bit 7 of the shift byte (AS7): if 0, signs will be copied (arithmetic shifting); if 1, zeros will be filled in (logical shifting). Note that when AS is 48 or higher, all of the selected bits will be phantom bits.

Details of the selection process are shown in FIG. 76. The six least significant bits of AS are decoded octally into two sets of selection signals, designated SW0 through SW7 and SV0 through SV7. (AS6, if true, would result in the all-phantom condition, so it is not decoded but is simply "or"-tied with SW6 and SW7; see next paragraph.) The SW0 through SW5 signals accomplish a preselection of 15 out of the 48 register bits, and the SV0 through SV5 signals select 8 out of the 15 preselected bits. These final eight bits are routed out on the A70 through A77 lines.

Refer to the A-shifter logic diagram for details on the generation of phantom bits. Note that U50C gates sign bit 47 to the higher order SW5 positions if AS7 is 0. If AS7 is a 1, the output of U50C is 0. (Final selection of one or more of these bits is made by the SV0 through SV7 signals.) For the all-phantom condition, the shifter network is ignored completely (all zeros on the A70-77 lines); instead, a true or false TSA signal is sent to the complementing networks. Gate U50D is enabled by SW6, SW7 or AS6, and will provide a true output if phantom signs are desired (AS7 = 0) and the sign bit happens to be a 1. Otherwise, if the sign bit is 0 or if phantom zeros are desired (AS7 = 1), TSA will be false. Depending on the transfer mode selected, TSA will affect one of the three complementers (A, B, or C) by inverting the existing all-zero output to all ones (TSA true) or will leave the data as all zeros (TSA false). The result is eight copies of the sign (1 or 0), or eight zeros.

For microprogramming purposes, it is advantageous to have the pointer in AS keep in step with the byte counter. This means that whenever the byte counter is incremented or decremented to enable the next higher or lower byte position, the shift pointer should also change value to enable the next higher or lower series of eight bits. The AY8 adder performs this function.

In order for the AS value to point to a new series of eight bits, its value must increase by 8 when YP1 increments the byte counter and must decrease by 8 when YM1 decrements the byte counter. Furthermore, when the byte counter rolls over from 5 to 0 (incrementing, modulo 6) or from 0 to 5 (decrementing), the AS value must change correspondingly: return to its original value or go to the original value plus 40 (i.e., 5×8), respectively.

Referring to the ROM address card logic diagram, FIGS. 14A-R, note that when YP1 increments the byte counter (via U35E), it also increments the AY8 adder. Since the AY8 adder operates on bits 3 through 6 of

the AS register (rather than 0 through 3), each increment adds 8 to the contents of AS, via the AP3 through AP6 lines. Similarly, when YM1 decrements the byte counter (by adding all 1's via U35D/C, U33B, and U32A), it also decrements the AY8 adder decrementing AS by 8 via the AP3-6 lines.

Gates U35E, U33A, and U32D cause the byte counter (and AY8 and BY8 adders) to act as modulo 6 counters when incrementing. When the count of 5 is detected by U24A and U15D, the next YP1 will inject a quantity which, when added to 5, will produce zero. For the 3-bit byte counter this quantity is 3 (via U35E and U33A). For the 4-bit AY8 and BY8 adders this quantity is 11 (all three gates).

To achieve modulo 6 when decrementing, gates U33B and U32A are disabled at the count of zero, and allow U35D and U35C to inject a quantity of 5. This reverts the byte counter to the count of 5 and adds 40 to the AS register via the AP3 through AP6 lines. (Incidentally, the AP3-6 lines are disabled when AS is originally loaded, by the SYSA signal.)

The method by which the byte counter is forced to zero (YFO) is to add the current value of Y to its complement (U35C, U33C, U16B) and inject a carry (U35A). For the 4-bit adders, U32B injects the necessary one-bit for the most significant bit position.

The FPP B-register/shifter/adder is identical to the A section described above, with only signal nomenclature changes and a different assignment of inputs for the transfer modes.

The C-register/adder does not have an associated shifter. Instead, the third shifter is assigned to the D-register. The D-shifter is controlled in parallel with the A-shifter by the AS shift byte.

Since the CS byte is used for indirect addressing of ROM, the CS output is routed to the ROM address card. Also the S24 signal is made available to the conditional branching test logic.

On the C-adder card, the CSX line is open 0, whereas on the A- and B-adder cards ASX and BSX are enabled by tying to +4.75 volts. This disables the CP input lines to the shift byte (CS), since these lines are not used in the C arithmetic section.

As mentioned above, data is transferred into or out of the FPP in three successive 16-bit words. It was also stated that the COMP sends 16 bits of data with every ENC, and the FPP returns 16 bits of data with every FLG, whether or not data is actually used at either end. Data to the FPP is loaded into the C-register (and transferred to the B-register if a load opcode follows), and is sent from the B-register. Referring to table 13, the process is as follows:

TABLE 13. X REGISTER TRANSFER SEQUENCE

ENC	INPUT	OUTPUT
No. 1	IM0-7 → C5	B5 → A4
	IL0-7 → C4	A4 (FLG)
No. 2	IM0-7 → C3	B3 → A2
	IL0-7 → C2	B2 (FLG)
No. 3	IM0-7 → C1	B1 → A0
	IL0-7 → Convert to FPP format → C0	B0 Convert to FPP format (FLG)

On the first ENC, the entry routine first loads the high order eight bits (IM0 through IM7) into C5 while, simultaneously, B5 is transferred to A4 and read out to the output lines (A50 through A57). Then the byte

counter is decremented (pointing to byte 4). The low order input bits (I0-7) are loaded into C4, and B4 is read out to the B50 through B57 lines. A FLG signal is issued to the COMP, telling it that it can store the 16 bits from A4 and B4.

On the second ENC, the byte counter decrements to 3, and IM0-7 is loaded into C3, while B3 is transferred to A2. Decrementing to count 2 allows C2 to be loaded, and A2 and B2 to be read out (with FLG).

On the third ENC, the byte counter decrements to 1, and IM0-7 is loaded into C1. Then, when the byte counter decrements to 0, a format conversion occurs which moves the exponent sign bit to the proper position. (Internally in the FPP, this bit is in the most significant bit position; externally in the computer, it is in the least significant bit position.) Byte B1 is now transferred to A0, and A0 and B0 are read out (with FLG).

POWER SUPPLY

The power supply of the floating point processor generates two regulated dc supply voltages for all logic circuits in the unit: +4.75 volts and -2 volts. (A third dc voltage, +10 volts, is also generated, but this supply is used only within the power supply itself.)

FIG. 77 illustrates the power supply circuits in simplified form. The 115- or 230-volt ac input is stepped down to a nominal 12 volts ac and rectified by a pair of silicon-controlled rectifiers (SCR). The inductor-capacitor filtered output is 6.75 volts dc, referenced to ground such that the positive line is +4.75 volts and the negative line is -2 volts with respect to ground.

The full 35-ampere current capacity is available to the +4.75-volt load, and up to 35 amperes is available to the -2-volt load. Since the -2-volt load is less than the +4.75-volt load, the difference current is diverted through the -2-volt shunt regulator. This regulator acts in the same way as would a Zener diode. A variable amount of current is drawn through the shunt in order to maintain a constant -2-volt level.

The level of the +4.75 voltage is maintained constant by controlling the conduction time of the SCR. The +4.75-volt level is detected by a differential amplifier, which compares the voltage with a Zener diode reference. The difference output is used to control the slope of a ramp voltage, which is synchronized to the 120 Hz rectified line frequency. When the ramp reaches the trigger level of a unijunction transistor in the ramp generator, the ramp terminates, generating a positive pulse of about 10 volts amplitude and 20 microseconds duration. This pulse triggers the SCR's, which will then continue to conduct for the remainder of the half cycle. As shown in FIG. 77 (note examples of ramp slope and rectified sine wave), a variance of ramp slope has the net result of altering the conduction time (shaded area). Consequently, the energy delivered to the LC filter will be increased or reduced proportionately, thus providing the means of controlling the output dc level.

Referring now to FIGS. 40 A-J, input ac power is applied to power line assembly A1. This snap-in module contains the ac line connector, line fuse, rf interference filter, 115/230V line voltage switch, and terminals for connection of the front panel POWER switch, power-on indicator lamp (DS1), and power transformer. Relay K1 is inserted in series with the transformer primary, so that power will be turned off if either the computer loses power (-23.8V drops) or the ambient tem-

perature in the FPP unit rises too high.

Sensing of the +4.75-volt level is made from a point on the backplane bus. Due to the high currents involved, bus resistance itself will drop the dc level slightly; power is therefore applied to the bus at two points, and the sense line is connected to a point that represents an average value.

The sensed +4.75 voltage is applied to a differential amplifier at Q1/Q2, which compares a divided sample (R20/R21) to a presettable reference level from resistor R25 (+4.75V ADJ). Any voltage difference between the bases of Q1 and Q2 is amplified and applied to Q3, altering the charging rate of ramp capacitor C30. When Q3 has charged C30 to the triggering level of unijunction transistor Q4, Q4 discharges C30 to the -2-volt clamping level. The sharp negative transition at the base of Q5 turns on Q5 for about 20 microseconds, dependent on circuit constants, and the resultant positive pulse is applied through emitter follower Q6 to the SCR trigger inputs (CR5, CR6). Diode CR22 limits the pulse amplitude to +10 volts and protects Q6; CR8 protects the SCR's (which are non-conducting before the pulse arrives).

The positive pulse turns on CR5 or CR6 (depending on the ac cycle polarity), charging filter capacitors C11, C12, and C13 through inductor L4. At the end of the half cycle, ac polarity reverses and the SCR ceases conduction. Since the other SCR will not begin its conduction until triggered, neither SCR is conducting at this time. The inductive field of L4 begins to collapse, building up a reverse voltage which could be destructive if protection were not provided. Diode CR7 provides this protection by coming into conduction when the reverse voltage exceeds the -2-volt level, and provides a current path back to the filter capacitors. Thus, even when both SCR's are off, the inductor still delivers current to the load. When the next SCR is triggered, it abruptly puts out a positive voltage to the inductor, and thus reverse biases CR7. In summary: CR7 conducts when the SCR's are not conducting.

As explained above, the timing of the SCR trigger accomplishes the voltage regulating function.

The primary purpose of Q7 is to synchronize the unijunction oscillator to twice the line frequency. A secondary function is to inhibit the triggering of unijunction transistor Q4 when the crowbar is on, thus reducing current delivered to the Crowbar, CR80. When the input voltage (pulsating dc from the input to L4) is in excess of +9 volts, Q7 is saturated (on), providing a low impedance path for the Q3 collector current, diverting it from C30. Thus the unijunction oscillator is held in the off state. (Note that a positive input from the crowbar, via Q29, could permanently hold the oscillator in this off state.) Then, when the pulsating voltage drops below +8 volts, Q7 is cut off, and the current from the Q3 collector is shunted to ramp capacitor C30. This results in a voltage ramp on the emitter of Q4, the slope of which (as discussed earlier) is determined by the collector current of Q3. The start of the ramp is therefore determined by the on-to-off transition of Q7, which occurs twice for each cycle of the line.

The -2-volt sense voltage referred to above is applied through a presettable divider to the base of Q18. The bottom end of the divider is held constant by a Zener diode reference. The -2-volt adjustment resistor is set so that the Q18 base is at zero volts when the -2-volt output is at its nominal value. This zero-volt-level

is compared with the zero-volt ground at the emitter of Q19. Any difference is amplified by Q19, Q20, and Q21, altering the flow of shunt current through Q22. The direction of change (more or less current) is such as to maintain a fixed voltage value on the -2-volt sense line. As mentioned earlier (paragraph 4-94), the circuit acts like a Zener diode in maintaining a fixed voltage output. About 5 amperes is passed through Q22.

Transistors Q8 and Q9 are normally conducting. When an unusual current drain increases the dc voltage drop across inductor L4 to a specific level (determined by the selected values of R40 through R44), Q8 and Q8 will be biased off. Under this condition, CR35 clamps the unijunction input to a level that is below the trigger point. No pulses are therefore applied to the SCR's, and no further conduction occurs. Both +4.75-volt and -2-volt outputs are thus cut off.

There are three separate circuits involved in detecting and acting on out of limit dc voltage conditions. These three circuits (-2V limit sense, +4.75V limit sense, and crowbar) are discussed together under the current heading.

FIG. 78 illustrates the actions that occur when either the +4.75 or -2 voltages go out of limits. When the +4.75 voltage (applied to Q23/Q24 bases) rises too high, to a level set by R91, Q24 will conduct and activate the power fail circuit (discussed later under paragraph 4-110). Similarly, if the +4.75 voltage drops below a negative limit set by R92, Q23 will conduct and activate the power fail circuit. In the -2V limit sense circuit, if the -2 voltage (applied to the top of the divider), becomes too positive, to a level set by R61, Q14 will conduct and activate the power fail circuit. The negative limit sensing circuit uses a normally conducting emitter follower (Q13). When the -2 voltage becomes too negative, Q15 will conduct and activate the power fail circuit.

If the +4.75 voltage becomes excessively positive (above about +6 volts), or if the -2 voltage becomes excessively negative (more than about -3 volts), the crowbar circuit triggers and cuts off both supplies.

The crowbar circuit uses an SCR diode (CR80). When the -2-volt level goes more negative than the breakdown level of CR82 (normally an effective open circuit), CR82 causes Q30 (and Q31) to conduct. Or, if the +4.75-volt level goes more positive than the breakdown level of CR81, Q31 will again be caused to conduct. This is because both emitter and base voltages increase together as the +4.75 voltage rises; then CR81 breaks down and holds the base low. When, from either cause, Q31 conducts, SCR diode CR80 is triggered, effectively short-circuiting the +4.75V and -2V supplies together. This protects logic circuits from overvoltage damage. To prevent the rectifiers from delivering any more current to this short circuit, Q29 (which goes into conduction when the SCR triggers) inhibits the sync amplifier. Transistor Q7 is driven into saturation, thus preventing further trigger pulses to SCR rectifiers CR5 and CR6.

Diodes CR60 and CR61 rectify a sample of the transformer secondary output, and the resulting pulsating direct voltage is applied to two RC filters. One filter (R70, C50) has a short time constant, and the other (R71, R72, C51) has a long time constant. The filters are isolated from each other by CR63. As a result (see FIG. 79), a dc voltage representing the peak value of

the rectified ac is present at the emitter of Q16, and a partially filtered waveform is present at the base. Normally (see half-cycle number 1), the exponential decay is not sufficient to cause conduction of Q16 before the next half-cycle restores the C50 charge. If, however, at least two half-cycles are missed (assume ac power is lost at the end of half-cycle number 2), the base voltage will drop to the point where conduction of Q16 will occur. With Q16 conducting, Q17 will also be turned on, thus activating the power fail circuit.

When any of the previously discussed voltage sensing circuits indicate a failure, Q26 is caused to conduct. (Note that four of the sources, Q14, Q15, Q17, and Q23, require inversion by Q25, whereas the Q24 source does not.) The conduction of Q26 in turn causes the other four transistors in the power fail circuit to conduct. The EPF signal (normally low) goes high to initiate a power fail interrupt in the computer. A few milliseconds later, EP0 (normally high) goes low; when power is restored, EP0 will go high again, initiating a restart sequence in computers which have the restart option installed and enabled.

Several circuits in the power supply require a +10-volt operating voltage. To supply this, the transformer secondary is rectified by CR40 and CR41, filtered by C45, and regulated by Q10. The control for Q10 is the differential amplifier consisting of Q11 and Q12. The reference voltage provided by CR42 is compared with a divided sample of the +10V output, and any difference is applied as a correction signal to the base of Q10.

INTERFACE INFORMATION

ENC: Initiates the reception of an operand word through the 16 bit input port and the transmission of a result word through the 16 bit output port.

FIRST OPERAND WORD: FPP receives through the 16 bit input port the 16 most significant magnitude bits (including sign) of a 48 bit floating point operand (reception initiated by the 1st, 4th, 7th, etc. ENC command after the last preceding OPC command).

SECOND OPERAND WORD: FPP receives through the 16 bit input port the 16 middle significant magnitude bits of a 48 bit floating point operand (reception initiated by the 2nd, 5th, 8th, etc. ENC command after the last preceding OPC command).

THIRD OPERAND WORD: FPP receives through the 16 bit input port the 8 least significant magnitude bits and the 8 exponent bits of a 48 bit floating point operand (reception initiated by the 3rd, 6th, 9th, etc., ENC command after the last preceding OPC command).

OPC: Initiates the reception of an operation code through the 16 bit input port and initiates the execution of that operation.

OPERATION CODE: FPP receives through the 16 bit input port an 8 bit operation code contained in bits 0-7 (reception initiated by the OPC command).

FLG: Indicates if following and ENC command that the reception of an operand word is complete and that the transmission of a result word has begun, or if following an OPC command that the execution of an operation is complete.

FIRST RESULT WORD: FPP transmits through the 16 bit output port the 16 most significant magnitude bits (including sign) of a 48 bit floating point result

(transmission initiated by the 1st, 4th, 7th, etc. ENC command after the last preceding OPC command).

SECOND RESULT WORD: FPP transmits through the 16 bit output port the 16 middle significant magnitude bits of a 48 bit floating point result (transmission initiated by the 2nd, 5th, 8th, etc. ENC command after the last preceding OPC command).

THIRD RESULT WORD: FPP transmits through the 16 bit output port the 8 least significant magnitude bits

and the 8 exponent bits of a 48 bit floating point result (transmission initiated by the 3rd, 6th, 9th, etc. ENC command after the last preceding OPC command).

ERR: Indicates that an error or special condition has been encountered during the execution of an operation and that the transmission of an error code has begun.

ERROR CODE: FPP transmits through the 16 bit output port an 8 bit error code contained in bits 8-15 (transmission initiated by an error or special condition encountered during the execution of an operation).

PARTS LIST

Reference Designation	Qty	Description	Mfr Code	Mfr Part Number
A7		TEST CARD	23480	02152-40008
A7C1-				
A7C4	46	C:FXD ELECT 2.2 UF 10% 20VDCM	56289	1500225X9020A2-DYS
A7C5-				
A7C11	10	C:FXD CER DISC 1000 PF +80-20% 1000VDCM	56289	C0675102E1022E19-CDM
A7R13		R:FXD COMP 100 OHM 5% 1/4W	01121	CB 1015
A7R14		R:FXD COMP 100 OHM 5% 1/4W	01121	CB 1015
A7R16		R:FXD COMP 100 OHM 5% 1/4W	01121	CB 1015
A7R18		R:FXD COMP 100 OHM 5% 1/4W	01121	CB 1015
A7R21		R:FXD COMP 100 OHM 5% 1/4W	01121	CB 1015
A7R23				
A7R29-		R:FXD COMP 100 OHM 5% 1/4W	01121	CB 1015
A7R36	88	RESISTOR NETWORK	28480	1810-C047
A7U11	31	INTEGRATED CIRCUIT: CTL	07263	SL15961
A7U13	99	INTEGRATED CIRCUIT: CTL	07263	SL15963
A7U14		INTEGRATED CIRCUIT: CTL	07263	SL15963
A7U15		INTEGRATED CIRCUIT: CTL	07263	SL15963
A7U21		INTEGRATED CIRCUIT: CTL	07263	SL15961
A7U23		INTEGRATED CIRCUIT: CTL	07263	SL15963
A7U24		INTEGRATED CIRCUIT: CTL	07263	SL15963
A7U25		INTEGRATED CIRCUIT: CTL	07263	SL15963
A7U31	11	INTEGRATED CIRCUIT: CTL	07263	SL15964
A7U32	114	INTEGRATED CIRCUIT: CTL	07263	SL15965
A7U33		INTEGRATED CIRCUIT: CTL	07263	SL15963
A7U34		INTEGRATED CIRCUIT: CTL	07263	SL15963
A7U35		INTEGRATED CIRCUIT: CTL	07263	SL15963
A7U41		INTEGRATED CIRCUIT: CTL	07263	SL15961
A7U42	10	IC:CTL DUAL RANK J-K FLIP-FLOP	07263	SL3464
A7U43		INTEGRATED CIRCUIT: CTL	07263	SL15963
A7U44		INTEGRATED CIRCUIT: CTL	07263	SL15963
A7U45		INTEGRATED CIRCUIT: CTL	07263	SL15963
A7U51	22	INTEGRATED CIRCUIT:	26480	1820-0186
A7U52		IC:CTL DUAL RANK J-K FLIP-FLOP	07263	SL3464
A7U53	2	INTEGRATED CIRCUIT: TTL 6 BIT COMP	28480	1820-C250
A7U54		INTEGRATED CIRCUIT: TTL 6 BIT COMP	26480	1820-0250
A7U55	4	IC:TTL QUAD	28480	1820-0141
A7U61	24	INTEGRATED CIRCUIT: CTL	07263	SL15966
A7U62		INTEGRATED CIRCUIT: CTL	07263	SL15965
A7U63		IC:TTL QUAD	26480	1820-0141
A7U64		IC:TTL QUAD	26480	1820-0141
A7U65		IC:TTL QUAD	28480	1820-0141
A8		ADM ADDRESS CARD	28480	02152-60005
A8C1-				
A8C4				
A801	10	C:FXD ELECT 2.2 UF 10% 20VDCM	56289	1500225X9020A2-DYS
A802		TSTR:SI PNP	80131	2N3640
A801		TSTR:SI PNP	80131	2N3640
A8R1				
A8R9	42	R:FXD COMP 330 OHM 5% 1/4W	01121	CB 3315
A8R10-				
A8R38		RESISTOR NETWORK	28480	1810-C047
A8U11		INTEGRATED CIRCUIT: CTL	07263	SL15966
A8U12	28	IC:CTL TRIFLE 2-2-3-INPUT AND GATE	07263	SL3466
A8U14	3	INTEGRATED CIRCUIT: BINARY FULL ADDER	01295	SN7483N
A8U15		INTEGRATED CIRCUIT: BINARY FULL ADDER	01295	SN7483N
A8U16		INTEGRATED CIRCUIT: CTL	07263	SL15961
A8U17		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U21		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U22		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U23		INTEGRATED CIRCUIT: CTL	07263	SL15965
A8U25		INTEGRATED CIRCUIT: BINARY FULL ADDER	01295	SN7483N
A8U26		INTEGRATED CIRCUIT: CTL	07263	SL15965

PARTS LIST

Reference Designation	Qty	Description	Mfr Code	Mfr Part Number
A8U27		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U32		INTEGRATED CIRCUIT: CTL	07263	SL15965
A8U33		INTEGRATED CIRCUIT: CTL	07263	SL15965
A8U34		INTEGRATED CIRCUIT: CTL	07263	SL15961
A8U35		INTEGRATED CIRCUIT: CTL	07263	SL15961
A8U36		INTEGRATED CIRCUIT: CTL	07263	SL15966
A8U36		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U37		INTEGRATED CIRCUIT: CTL	07263	SL15965
A8U41		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U42		INTEGRATED CIRCUIT: CTL	07263	SL15964
A8U43		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U44		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U45		INTEGRATED CIRCUIT: CTL	07263	SL15965
A8U46		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U47		INTEGRATED CIRCUIT: CTL	07263	SL15965
A8U51		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U52		INTEGRATED CIRCUIT: CTL	07263	SL15966
A8U53		INTEGRATED CIRCUIT: CTL	07263	SL15966
A8U54		INTEGRATED CIRCUIT: CTL	07263	SL15961
A8U55		INTEGRATED CIRCUIT: CTL	07263	SL15964
A8U56		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U57		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U61		INTEGRATED CIRCUIT: CTL	07263	SL15966
A8U62		INTEGRATED CIRCUIT: CTL	07263	SL15965
A8U63		INTEGRATED CIRCUIT: CTL	07263	SL15965
A8U64		INTEGRATED CIRCUIT: CTL	07263	SL15965
A8U65		INTEGRATED CIRCUIT: CTL	07263	SL15965
A8U66		INTEGRATED CIRCUIT: CTL	07263	SL15964
A8U67		INTEGRATED CIRCUIT: CTL	07263	SL15966
A8U72		IC:CTL TRIPLE 2-3-3-INPUT AND GATE	07263	SL3456
A8U73		IC:CTL TRIPLE 2-3-3-INPUT AND GATE	07263	SL3456
A8U74		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U75		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U76		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U77		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U81		INTEGRATED CIRCUIT: CTL	07263	SL15965
A8U82		IC:CTL TRIPLE 2-3-3-INPUT AND GATE	07263	SL3456
A8U83		IC:CTL TRIPLE 2-3-3-INPUT AND GATE	07263	SL3456
A8U84		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U85		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U86		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U87		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U91		INTEGRATED CIRCUIT: CTL	28480	1820-C186
A8U92		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U93		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U94		INTEGRATED CIRCUIT: CTL	07263	SL15965
A8U95		INTEGRATED CIRCUIT: CTL	07263	SL15965
A8U96		INTEGRATED CIRCUIT: CTL	07263	SL15963
A8U97		INTEGRATED CIRCUIT: CTL	07263	SL15963
A9		ROM CARD	28480	02152-60007
A9C1-				
A9C4		C:FXD ELECT 2.2 UF 10% 20VDCW	56289	15CD225X9020A2-OYS
A9R1	2	R:FXD FLX 3.32K 0.5% 1/4W	28480	0698-5615
A9R10		R:FXD FLX 3.32K 0.5% 1/4W	28480	0698-5615
A9U13	1	INTEGRATED CIRCUIT	28480	94-19-144
A9U15	1	INTEGRATED CIRCUIT	28480	82-19-144
A9U23	1	INTEGRATED CIRCUIT	28480	93-19-144
A9U25	1	INTEGRATED CIRCUIT	28480	81-19-144
A9U35	1	INTEGRATED CIRCUIT	28480	136-22-144
A9U43	1	INTEGRATED CIRCUIT	28480	139-22-142
A9U45	1	INTEGRATED CIRCUIT	28480	135-22-144
A9U53	1	INTEGRATED CIRCUIT	28480	90-19-144
A9U55	1	INTEGRATED CIRCUIT	28480	78-19-144
A9U63	1	INTEGRATED CIRCUIT	28480	138-22-144
A9U65	1	INTEGRATED CIRCUIT	28480	77-19-144
A9U73	1	INTEGRATED CIRCUIT	28480	88-09-144
A9U75	1	INTEGRATED CIRCUIT	28480	76-19-144
A9U83	1	INTEGRATED CIRCUIT	28480	87-19-144
A9U85	1	INTEGRATED CIRCUIT	28480	75-19-144
A9U95	1	INTEGRATED CIRCUIT	28480	134-22-144
A9U95	1	INTEGRATED CIRCUIT	28480	137-22-143
A9U97	3	INTEGRATED CIRCUIT:LEVEL TRANSLATOR	04713	MC1010P
A9U103	1	INTEGRATED CIRCUIT	28480	85-19-144
A9U105	1	INTEGRATED CIRCUIT	28480	133-22-144
A9U107		INTEGRATED CIRCUIT:LEVEL TRANSLATOR	04713	MC1010P
A9U113	1	INTEGRATED CIRCUIT	28480	84-19-144
A9U115	1	INTEGRATED CIRCUIT	28480	72-19-144
A9U125	1	INTEGRATED CIRCUIT	28480	71-19-144
A9U126		INTEGRATED CIRCUIT:LEVEL TRANSLATOR	04713	MC1010P

PARTS LIST

Reference Designation	Qty	Description	Mfr Code	Mfr Part Number
A10		D REGISTER CARD	28480	02152-60004
A10C1	3	C:FXD MICA 63 PF 5%	28480	0140-0192
A10C4	1	C:FXD CER 1000PF 5% 50VDCW	28480	0160-2588
A10C6 -				
A10C9		C:FXD ELECT 2.2 UF 10% 20VDCW	56289	1500225X9020A2-DYS
A10L1	1	COIL:MOLDED CMCKE 8.20 OH 10%	28480	9140-0105
A10Q1 -				
A10Q3	3	TSTR:SI NPA	80131	2N708
A10Q4 -				
A10Q7		TSTR:SI PNF	80131	2N3640
A10R5	1	R:FXD COMP 1000 OHM 5% 1/4W	01121	CB 1025
A10R6 -				
A10R9		RESISTOR NETWORK	28480	1810-0047
A10R10 -				
A10R12		R:FXD COMP 330 OHM 5% 1/4W	01121	CB 3315
A10R13				
A10R22		RESISTOR NETWORK	28480	1810-C047
A10R23 -				
A10R25		R:FXD COMP 330 OHM 5% 1/4W	01121	CB 3315
A10R26				
A10R33		RESISTOR NETWORK	28480	1810-C047
A10R34		R:FXD COMP 330 OHM 5% 1/4W	01121	CB 3315
A10R35		R:FXD COMP 330 OHM 5% 1/4W	01121	CB 3315
A10U11		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U14		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U15		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U21		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U24		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U25		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U34		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U35		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U44		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U45		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U51		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U53		INTEGRATED CIRCUIT: CTL	07263	SL15966
A10U54		INTEGRATED CIRCUIT: CTL	28480	1820-0186
A10U55		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U61		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U62		IC:CTL DUAL RAMP J-K FLIP-FLOP	07263	SL3464
A10U63		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U64		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U65		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U72		INTEGRATED CIRCUIT: CTL	28480	1820-0186
A10U73		INTEGRATED CIRCUIT: CTL	28480	1820-0186
A10U74		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U75		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U81		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U83		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U84		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U85		INTEGRATED CIRCUIT: CTL	07263	SL15963
A10U92		INTEGRATED CIRCUIT: CTL	07263	SL15966
A10U93		INTEGRATED CIRCUIT: CTL	28480	1820-0186
A10U94		INTEGRATED CIRCUIT: CTL	28480	1820-0186
A10U95		INTEGRATED CIRCUIT: CTL	28480	1820-0186
A10Y1		CRYSTAL:QUARTZ 10MC/5 0.005%	28480	0410-0035
A11	3	SHIFTER CARD	28480	02152-60001
A11C1-				
A11C4		C:FXD ELECT 2.2 UF 10% 20VDCW	56289	1500225X9020A2-DYS
A11R1 -				
A11R6	26	R:FXD COMP 470 OHM 5% 1/4W	01121	CB 4715
A11U12		INTEGRATED CIRCUIT: CTL	07263	SL15961
A11U13		INTEGRATED CIRCUIT: CTL	07263	SL15961
A11U15		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U16		INTEGRATED CIRCUIT: CTL	07263	SL15966
A11U17		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U21		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U25		INTEGRATED CIRCUIT: CTL	28480	1820-0186
A11U26		INTEGRATED CIRCUIT: CTL		
A11U31		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U35		INTEGRATED CIRCUIT: CTL		
A11U36		INTEGRATED CIRCUIT: CTL	07263	SL15966
A11U37		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U41				
A11U45		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U46		INTEGRATED CIRCUIT: CTL	28480	1820-0186

PARTS LIST

Reference Designation	Qty	Description	Mfr Code	Mfr Part Number
A11U47		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U51		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U55		INTEGRATED CIRCUIT: CTL	07263	SL15966
A11U56		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U61		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U65		INTEGRATED CIRCUIT: CTL	28480	1820-0186
A11U66		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U67		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U71		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U75		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U76		INTEGRATED CIRCUIT: CTL	07263	SL15966
A11U77		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U81		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U85		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U86		INTEGRATED CIRCUIT: CTL	28480	1820-0186
A11U87		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U91		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U92		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U93		INTEGRATED CIRCUIT: CTL	07263	SL15964
A11U94		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U95		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U96		INTEGRATED CIRCUIT: CTL	07263	SL15966
A11U97		INTEGRATED CIRCUIT: CTL	07263	SL15965
A11U103		INTEGRATED CIRCUIT: CTL	07263	SL15961
A11U104		INTEGRATED CIRCUIT: CTL	07263	SL15964
		A13 SAME AS A11		
		A15 SAME AS A11		
A12	3	ADDER CARD	28480	02152-60002
A12C1-		C:FXD ELECT 2.2 UF 10% 20VDCW	56289	15CD225X9020A2-OVS
A12C4		TSTR:SI PNP	80131	2N3640
A12Q1		TSTR:SI PNP	80131	2N3640
A12Q2		TSTR:SI PNP	80131	2N3640
A12R1 -		R:FXD COMP 330 OHM 5% 1/4W	01121	CB 3315
A12R12		RESISTOR NETWORK	28480	1810-0047
A12R13-		IC:CTL QUAD 2-INPUT AND GATE	07263	SL3462
A12R31		IC:CTL TRIPLE 2-2-3-INPUT AND GATE	07263	SL3456
A12U3		IC:CTL TRIPLE 2-2-3-INPUT AND GATE	07263	SL3456
A12U4		IC:CTL QUAD 2-INPUT AND GATE	07263	SL3462
A12U5		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U6		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U11		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U12		INTEGRATED CIRCUIT: CTL	07263	SL15966
A12U14		INTEGRATED CIRCUIT: CTL	07263	SL15966
A12U16		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U21		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U22		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U23		INTEGRATED CIRCUIT: CTL	07263	SL15966
A12U24		INTEGRATED CIRCUIT: CTL	28480	1820-0186
A12U25		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U26		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U31		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U32		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U33		INTEGRATED CIRCUIT: CTL	07263	SL15966
A12U34		INTEGRATED CIRCUIT: CTL	28480	1820-0186
A12U35		IC:CTL TRIPLE 2-2-3-INPUT AND GATE	07263	SL3456
A12U36		IC:CTL QUAD 2-INPUT AND GATE	07263	SL3462
A12U41		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U42		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U43		INTEGRATED CIRCUIT: CTL	07263	SL15966
A12U44		IC:CTL TRIPLE 2-2-3-INPUT AND GATE	07263	SL3456
A12U45		INTEGRATED CIRCUIT: CTL	07263	SL15966
A12U46		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U51		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U52		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U53		INTEGRATED CIRCUIT: CTL	28480	1820-0186
A12U54		IC:CTL TRIPLE 2-2-3-INPUT AND GATE	07263	SL3456
A12U55		INTEGRATED CIRCUIT: CTL	07263	SL15966
A12U56		IC:CTL QUAD 2-INPUT AND GATE	07263	SL3462
A12U61		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U62		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U63		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U64		IC:CTL QUAD 2-INPUT AND GATE	07263	SL3462

PARTS LIST

Reference Designation	Qty	Description	Mfr Code	Mfr Part Number
A12U65		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U66		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U71		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U72		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U73		IC:CTL QUAD 2-INPUT AND GATE	07263	SL3462
A12U74		INTEGRATED CIRCUIT:	28490	1820-0186
A12U75		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U76		IC:CTL QUAD 2-INPUT AND GATE	07263	SL3462
A12U81		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U82		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U83		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U84		INTEGRATED CIRCUIT: CTL	07263	SL15966
A12U85		INTEGRATED CIRCUIT: CTL	07263	SL15966
A12U86		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U91		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U92		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U93		IC:CTL QUAD 2-INPUT AND GATE	07263	SL3462
A12U94		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U95		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U96		INTEGRATED CIRCUIT:	28480	1820-0186
A12U101		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U102		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U103		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U104		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U105		INTEGRATED CIRCUIT: CTL	07263	SL15961
A12U106		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U111		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U113		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U113		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U114		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U115		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U116		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U121		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U122		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U123		INTEGRATED CIRCUIT: CTL	07263	SL15963
A12U124		INTEGRATED CIRCUIT: CTL	07263	SL15965
A12U125		INTEGRATED CIRCUIT: CTL	07263	SL15961
A12U126		INTEGRATED CIRCUIT: CTL	07263	SL15965
A17		I/O INTERFACE CARD	28480	02152-60017
A17C1		C:FXD CER DISC 1000 PF +80-20% 1000VDCW	56289	CC676102E1022E19-CDH
A17C2		C:FXD CER DISC 1000 PF +80-20% 1000VDCW	56289	CC676102E1022E19-CDH
A17C3 -				
A17C4		C:FXD ELECT 2.2 UF 10% 20VDCW	56289	1500225X9Q20A2-DYS
A1701		TSTR:SI PNP	80131	2N3640
A1702		TSTR:SI PNP	80131	2N3640
A17R1 -				
A17R16		R:FXD COMP 470 OHM 5% 1/4W	01121	CB 4715
A17R17		R:FXD COMP 100 OHM 5% 1/4W	01121	CB 1015
A17R18		R:FXD COMP 470 OHM 5% 1/4W	01121	CB 4715
A17R19		R:FXD COMP 100 OHM 5% 1/4W	01121	CB 1015
A17R20 -				
A17R22		R:FXD COMP 470 OHM 5% 1/4W	01121	CB 4715
A17R23 -				
A17R28		RESISTOR NETWORK	28480	1810-0047
A17R29 -				
A17R40		R:FXD COMP 330 OHM 5% 1/4W	01121	CB 3315
A17U21		INTEGRATED CIRCUIT: CTL	07263	SL15961
A17U24		INTEGRATED CIRCUIT: CTL	07263	SL15963
A17U25		INTEGRATED CIRCUIT:	28480	1820-C186
A17U31		INTEGRATED CIRCUIT: CTL	07263	SL15961
A17U32		INTEGRATED CIRCUIT: CTL	07263	SL15964
A17U33		INTEGRATED CIRCUIT: CTL	07263	SL15964
A17U34		INTEGRATED CIRCUIT:	28480	1820-0186
A17U35		INTEGRATED CIRCUIT:	28480	1820-0186
A17U41		INTEGRATED CIRCUIT: CTL	07263	SL15961
A17U42		INTEGRATED CIRCUIT: CTL	07263	SL15965
A17U43		INTEGRATED CIRCUIT:	28480	1820-C186
A17U44		INTEGRATED CIRCUIT: CTL	07263	SL15963
A17U45		INTEGRATED CIRCUIT: CTL	07263	SL15963
A17U51		INTEGRATED CIRCUIT: CTL	07263	SL15961
A17U52		INTEGRATED CIRCUIT: CTL	07263	SL15965
A17U53		INTEGRATED CIRCUIT: CTL	07263	SL15965
A17U54		INTEGRATED CIRCUIT: CTL	07263	SL15963
A17U55		INTEGRATED CIRCUIT: CTL	07263	SL15963
A17U61		INTEGRATED CIRCUIT: CTL	07263	SL15961
A17U62		INTEGRATED CIRCUIT: CTL	07263	SL15965
A17U63		INTEGRATED CIRCUIT: CTL	07263	SL15966
A17U64		INTEGRATED CIRCUIT: CTL	07263	SL15964

PARTS LIST

Reference Designation	Qty	Description	Mfr Code	Mfr Part Number
A17U65		INTEGRATED CIRCUIT: CTL	07263	SL15964
A17U71		INTEGRATED CIRCUIT: CTL	07263	SL15961
A17U72		INTEGRATED CIRCUIT: CTL	07263	SL15965
A17U73		INTEGRATED CIRCUIT: CTL	07263	SL15966
A17U74		INTEGRATED CIRCUIT: CTL	07263	SL15963
A17U75		INTEGRATED CIRCUIT:	28480	1820-0186
A3		POWER SUPPLY REGULATOR CARD	28480	02125-60009
A3C25	1	C:FXD ELECT 50 UF 10% 6VDCW	56289	1500606X90C6B2
A3C26	1	C:FXD MY 0.031 UF 10% 200VDCW	56289	152P10292-PTS
A3C30	1	C:FXD MY 0.022 UF 10% 200VDCW	56289	152P22392-PTS
A3C31	1	C:FXD CER 0.47 UF +80-20% 25VDCW	56289	5C11875-CML
A3C32	3	C:FXD ELECT 100UF +100%-10% 15VDCW	56289	3C107G0150D4
A3C40	1	C:FXD ELECT 200 UF +75-10% 25VDCW	28480	0180-2144
A3C45	1	C:FXD ELECT 350 UF +75-10% 50VDCW	28480	0180-2217
A3C46		C:FXD ELECT 100UF +100%-10% 15VDCW	56289	30107G0150D4
A3C50	1	C:FXD ELECT 1.0UF 10% 35VDCW	56289	1500105X9035A2-DYS
A3C51	1	C:FXD ELECT 50 UF +75-10% 50VDCW	56289	30D506G050C02-D5M
A3C60	1	C:FXD CER 0.25 UF +80-20% 100VDCW	56289	TA
A3C61		C:FXD ELECT 100UF +100%-10% 15VDCW	56289	30107G0150D4
A3C70	1	C:FXD ELECT 10.0 UF 10% 20VDCW	56289	1500106X5C2082-76
A3C71	1	C:FXD ELECT 5.8 UF 10% 35VDCW	56289	1500605X903582-DYS
A3C72	3	C:FXD CER 0.1 UF +80-20% 50VDCW	56289	5C5001S-CML
A3C73		C:FXD CER 0.1 UF +80-20% 50VDCW	56289	5C5001S-CML
A3CR20	2	DIODE BREAKDOWN:4.64V 5%	28480	1902-3082
A3CR21	10	DIODE:SILICON 30MA 30MV	07263	FDG1088
A3CR22	6	DIODE:SILICON 0.75A 200 PIV	28480	1901-0158
A3CR30	1	DIODE:BREAKDOWN 8.25V 5%	04713	S210939-158
A3CR35		DIODE:SILICON 30MA 30MV	07263	FDG1088
A3CR40		DIODE:SILICON 0.75A 200 PIV	28480	1901-0158
A3CR41		DIODE:SILICON 0.75A 200 PIV	28480	1901-0158
A3CR42		DIODE BREAKDOWN:4.64V 5%	20480	1902-3082
A3CR50		DIODE:SILICON 30MA 30MV	07263	FDG1088
A3CR60		DIODE:SILICON 0.75A 200 PIV	28480	1901-0158
A3CR61		DIODE:SILICON 0.75A 200 PIV	28480	1901-0158
A3CR62		DIODE:SILICON 30MA 30MV	07263	FDG1088
A3CR63		DIODE:SILICON 0.75A 200 PIV	28480	1901-0158
A3CR70				
A3CR73		DIODE:SILICON 30MA 30MV	07263	FDG1088
A3CR81	1	DIODE:BREAKDOWN 6.19V 5%	04713	S210939-122
A3CR82	1	DIODE:BREAKDOWN 1.61V 5%	04713	S210939-14
A3CR95		DIODE:SILICON 30MA 30MV	07263	FDG1088
A3CR96		DIODE:SILICON 30MA 30MV	07263	FDG1088
A301	15	TSTR:SI NPN	80131	2N3054
A302		TSTR:SI NPN	80131	2N3054
A303	10	TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
A304	1	TSTR:SI	80131	2N2646
A305		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
A306	3	TSTR:SI PNP	80131	2N3638A
A307		TSTR:SI NPN	80131	2N3054
A308		TSTR:SI NPN	80131	2N3054
A309		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
A3010	1	TSTR:SI PNP	02735	38640
A3011		TSTR:SI NPN	80131	2N3054
A3012		TSTR:SI NPN	80131	2N3054
A3013		TSTR:SI NPN	80131	2N3054
A3014		TSTR:SI NPN	80131	2N3054
A3015		TSTR:SI NPN	80131	2N3054
A3016		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
A3017		TSTR:SI NPN	80131	2N3054
A3018		TSTR:SI NPN	80131	2N3054
A3019		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
A3020		TSTR:SI PNP	80131	2N3638A
A3023		TSTR:SI NPN	80131	2N3054
A3024		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
A3075		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
A3026		TSTR:SI NPN	80131	2N3054
A3027		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
A3028		TSTR:SI NPN	80131	2N3054
A3029		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
A3030		TSTR:SI PNP	80131	2N3638A
A3031	1	TSTR:SI PNP(SELECTED FROM 2N1132)	28480	1853-0001
A3032		TSTR:SI NPN	80131	2N3054
A3033		TSTR:SI PNP(SELECTED FROM 2N3702)	28480	1853-0020
A3070	1	R:FXD MET FLM 511 OHM 1% 1/8W	14674	C4
A3R21	1	R:FXD MET FLM 3.83K 1% 1/8W	91637	MFF-1/10-32
A3R22	1	R:FXD MET FLM 26.1K OHM 1% 1/8W	75042	CEA

PARTS LIST

Reference Designation	Qty	Description	Mfr Code	Mfr Part Number
A3R23	4	R:FXD MET FLM 10.0K 1% 1/8W	14674	C4
A3R24	1	R:FXD MET FLM 215 OHM 1% 1/8W	91637	MF-1/10-32
A3K25	7	R:VAR FLM 500 OHM 10% LIN 1/2W	28480	2100-1788
A3R26	1	R:FXD MET FLM 2.15K 1% 1/8W	14674	C4
A3R27	2	R:FXD MET FLM 1.96K OHM 1% 1/8W	14674	C4
A3		POWER SUPPLY REGULATOR CARD	28480	02152-60009
A7		TEST CARD	28480	02152-60002
A8		ROM ADDRESS CARD	28480	02152-60005
A9		ROM CARD	28480	02152-60007
A10		D REGISTER CARD	28480	02152-60004
A11		SHIFTER CARD	28480	02152-60001
A12		ADDER CARD	28480	02152-60002
A13		SHIFTER CARD	28480	02152-60001
A14		ADDER CARD	28480	02152-60002
A15		SHIFTER CARD	28480	02152-60001
A16		ADDER CARD	28480	02152-60002
A17		I/O INTERFACE CARD	28480	02152-60017
A109		EAU TIMING CARD	28480	02152-60012
A110		EAU LOGIC CARD	28480	02152-60011
A209		EAU I/O CARD	28480	02152-60013
B1	2	FAN:TUBEAXIAL 115V 60 HZ	25480	3160-0072
B2		FAN:TUBEAXIAL 115V 60 HZ	23480	3160-0072
C7	1	C:FXD CER 2.2 UF 20% 25VDCW	56289	5C152C25-CML
C11		1		
C13	3	C:FXD ELECT 160,000 UF +75-10% 10VDCW	56289	360164G01CDF2A-008
C62		C:FXD ELECT 2.2 UF 10% 20VDCW	56289	15C0225X5020A2-DYS
C80	1	C:FXD ELECT 330 UF 10% 6VDCW	28480	018J-1714
CR5	1	DIGDE: SCR. 40RC510	00000	030
CR6	1	DIGDE: SCR. 40RC510	00000	030
CR7	1	DIGDE: IN1192AR	00000	080
CR8	1	DIGDE:SILICON 100MA/1V	07263	FD 2387
CR80	1	THYRISTOR:SCR 50V 25A	28480	1884-0046
CR90	1	DIGDE:SILICON 100PIV IN3209R	04713	1N3205R
CR91	1	DIGDE:SILICON IN3209	04713	1N3205
DS1	1	LIGHT:INDICATOR SELECTED NE-2H	28480	1450-0419
L3	1	RF CHOKE ASSEMBLY	28480	02152-60023
L4	1	CHOKE 3MH	28480	5061C372
Q21	1	TRANSISTOR 51 PNP	04713	559320
Q22	1	TRANSISTOR 51 NPN	80131	2N3055
R1		R:FXD CCNP 33K OHM 5% 1/4W	01121	CB 3335
R2	2	R:FXD MET FLM 61.9 OHM 1% 1/8W	28480	0757-0276
R5	2	R:FXD MET FLM 10 OHM 1% 1/8W	28480	0757-0346
R6		R:FXD MET FLM 10 OHM 1% 1/8W	28480	0757-0346
R7	1	R:FXD CCNP 2.7 OHM 10% 1/4W	01121	CB 27G1
R8	1	R:FXD MET FLM 100 OHM 1% 1/8W	14674	C4
R82		R:FXD MET FLM 61.9 OHM 1% 1/8W	28480	0757-0276
R122	1	R:FXD WH 0.1 OHM 5% 25W	28480	0811-2510
R130	1	R:FXD FLM 10 OHM 1% 1/8W	28480	0757-0346
S1	1	SWITCH:TOGGLE DPST 1GN-NGNE-OFF	04009	81024-GT
T1	1	TRANSFORMER	28480	5080-0378

I claim:

1. A floating point CORDIC processor for calculating trigonometric, hyperbolic, and linear elementary functions, said floating point CORDIC processor comprising:

- input means for receiving input information and input control signals;
- output means for providing output information and output control signals;
- first, second, and third arithmetic units coupled in parallel for performing floating point CORDIC calculations, each of said first, second, and third arithmetic units including an adder-subtractor, a data register, and a fixed plural bit shifting unit;
- coupling means for selectively intercoupling the adder-subtractors, the data registers, and the fixed plural bit shifting units of the first, second, and third arithmetic units;
- storage means for storing a plurality of floating point CORDIC routines and a plurality of tables of

uniquely determined floating point CORDIC constants; and

control means coupled to the first, second, and third arithmetic units, to the storage means, and to the coupling means, said control means being responsive to the input control signals and to the input information for selecting different ones of the floating point CORDIC routines and associated floating point CORDIC constants stored in the storage means and for selectively enabling different portions of the coupling means.

2. A floating point CORDIC processor as in claim 1 wherein:

said tables of uniquely determined floating point CORDIC constants stored in the storage means include tables of plural-bit rotation and distortion constants for use in performing trigonometric and hyperbolic floating point CORDIC calculations; said control means includes first logic means coupled to the first, second, and third arithmetic units for

automatically reselecting a plural-bit rotation or distortion constant when, within the accuracy of the floating point CORDIC processor, the bits of that constant are identical to the bits of the next plural-bit rotation or distortion constant to be selected; and

said control means includes second logic means coupled to the first, second, and third arithmetic units for automatically reselecting a prescribed set of plural-bit distortion constants for converging hyperbolic floating point CORDIC routines.

3. A floating point CORDIC processor as in claim 1 wherein said coupling means comprises:

first coupling means for intercoupling the adder-subtractor of the first arithmetic unit with the data register and the fixed plural-bit shifting unit of the first arithmetic unit, with the fixed plural-bit shifting unit of the second arithmetic unit, with the adder-subtractor and the fixed plural-bit shifting unit of the third arithmetic unit for transmitting information and control signals therebetween;

second coupling means for intercoupling the adder-subtractor of the second arithmetic unit with the adder-subtractor and the fixed plural-bit shifting unit of the first arithmetic unit, with the data register and the fixed plural-bit shifting unit of the second arithmetic means, and with the adder-subtractor of the third arithmetic unit for transmitting information and control signals therebetween; and

third coupling means for intercoupling the adder-subtractor of the third arithmetic unit with the data register and the fixed plural bit shifting unit of the third arithmetic unit for transmitting information and control signals therebetween.

4. Apparatus for shifting in parallel a fixed plural number of consecutive bits beginning with any bit position from an ordered set of bits, said apparatus comprising:

first logic means for defining a first plurality of overlapping groups of consecutive bits from the ordered set of bits, each of these groups comprising a predetermined number of consecutive bits beginning with a different bit position in the ordered set of bits, the number of bits in each of these groups being less than the number of bits in the ordered set of bits and being greater than the fixed plural number of consecutive bits to be shifted in parallel from the ordered set of bits;

first decoding means coupled to the first logic means for selecting any one of the first plurality of overlapping groups of consecutive bits from the ordered set of bits in response to an input control signal;

second logic means coupled to the first logic means for defining a second plurality of overlapping groups of consecutive bits from the group of consecutive bits selected by the first decoding means, each of these groups comprising a predetermined number of consecutive bits beginning with a different bit position in the group of consecutive bits selected by the first decoding means, the number of bits in each of these groups being less than the number of bits in the group of consecutive bits selected by the first decoding means and being equal to the fixed plural number of consecutive bits to be shifted in parallel from the ordered set of bits;

second decoding means coupled to the second logic means for selecting any one of the second plurality of overlapping groups of consecutive bits in response to an input control signal; and

output means coupled to the second logic means for outputting in parallel the group of consecutive bits selected by the second decoding means.

5. Apparatus for shifting in parallel a fixed plural number of consecutive bits beginning with any bit position from an ordered set of bits, said apparatus comprising:

logic means for defining a plurality of overlapping groups of consecutive bits from the ordered set of bits, each of these groups comprising a predetermined number of consecutive bits beginning with a different bit position in the ordered set of bits, the number of bits in each of these groups being less than the number of bits in the ordered set of bits and being equal to the fixed plural number of consecutive bits to be shifted in parallel from the ordered set of bits;

decoding means coupled to the logic means for selecting any one of the plurality of overlapping groups of consecutive bits from the ordered set of bits in response to an input control signal; and

output means coupled to the logic means for outputting in parallel the group of consecutive bits selected by the decoding means.

* * * * *

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 3,766,370
DATED : October 16, 1973
INVENTOR(S) : John S. Walther

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

Column 1, lines 27-28, "the present CORDIC processor" should read -- it --;

Column 2, lines 36-37, "CORDIC floating point" should read -- floating point CORDIC --; line 40, "CORDIC floating point" should read -- floating point CORDIC --; line 44, "CORDIC floating point" should read -- floating point CORDIC --; lines 51-52, "CORDIC floating point" should read -- floating point CORDIC --;

Column 3, line 3, "D-shifter" should read -- A-adder of FIGS. 9A-D --; line 11, "multiplexor" should read -- transfer gates --; line 12, "shifter" should read -- adder --; line 23, "multiplexor" should read -- transfer gates --; line 24, "D-shifter" should read -- C-adder --; line 27, "CORDIC floating point" should read -- floating point CORDIC --; line 31, "CORDIC floating point" should read -- floating point CORDIC --; line 35, "CORDIC floating point" should read -- floating point CORDIC --; line 39, "CORDIC floating point" should read -- floating point CORDIC --; line 42, "CORDIC floating point" should read -- floating point CORDIC --; lines 44-45, "entier/fix/load/-load I/" should read -- entier, fix, load, load I, and --; line 45, "CORDIC floating point" should read -- floating point CORDIC --; lines 48-49, "addition/subtraction/absolute/" should read -- addition, subtraction, absolute, and --; lines 49-50, "CORDIC floating point" should read -- floating point CORDIC --; line 52, "overflow/" should read -- overflow and --; line 53, "CORDIC floating point" should read -- floating point CORDIC --; line 56, "multiply/" should read -- multiply and --; line 57, "CORDIC floating point" should read -- floating point CORDIC --; line 61, "CORDIC floating point" should read -- floating point CORDIC --;

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 3,766,370
DATED : October 16, 1973
INVENTOR(S) : John S. Walther

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

lines 64-65, "sine/cosine/tangent/hyperbolic" should read
-- sine, cosine, tangent, and hyperbolic --; lines 65-66,
"CORDIC floating point" should read -- floating point CORDIC --;

Column 4, line 2, "CORDIC floating point" should read
-- floating point CORDIC --; line 5, "artangent" should read
-- arctangent --; line 6, "CORDIC floating point" should read
-- floating point CORDIC --; line 10, "CORDIC floating point"
should read -- floating point CORDIC --; line 12, "A-C" should
read -- A-D --; lines 13-14, "sine/hyperbolic" should read
-- sine and hyperbolic --; lines 16-17, "log/hyperbolic
arctangent/" should read -- log, hyperbolic arctangent and --;
line 18, "CORDIC floating point" should read -- floating point
CORDIC --; line 21, "CORDIC floating point" should read
-- floating point CORDIC --; line 25, "CORDIC floating point"
should read -- floating point CORDIC --; line 29, "CORDIC
floating point" should read -- floating point CORDIC --;
line 31, "CORDIC floating point" should read -- floating point
CORDIC --; line 34, "CORDIC floating point" should read
-- floating point CORDIC --; line 37, "shifter" should read
-- shifters --; line 38, "CORDIC floating point" should read
-- floating point CORDIC --; line 40, "CORDIC floating point"
should read -- floating point CORDIC --; line 42, "CORDIC
floating point" should read -- floating point CORDIC --;

Column 5, line 56, after "angle" insert -- and --;

Column 6, at approximately line 26, in Equation (A4), "(is)"
should read -- (iz) --; at approximately line 28, in Equation
(A5), " $\tanh^{-1}z$ " should read -- $\tanh^{-1}z$ --; at approximately
line 59, in Equation (15), " Y_n " should read -- y_n --;

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 3,766,370
 DATED : October 16, 1973
 INVENTOR(S) : John S. Walther

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

Column 8, line 20, "hwere" should read -- where --;

Column 11, at approximately line 38, in Equation (45),
 $\alpha_{m,F}'$ should read -- $\alpha_{m,F}'$ --;

Column 12, line 1, " $60_{0,F}'$ " should read -- $\alpha_{0,F}'$ --;

Column 15, at approximately line 50, "exponenet" should read -- exponent --;

Column 16, at approximately line 13, line 3 of Table 7, "Binary" should read -- (Binary --;

Column 17, line 26, after "tion." delete "pl"; at approximately line 38, after "if the" (second occurrence) insert -- original was +127). --;

Column 18, line 55, "rota-tions" should read -- rotations --;

Column 24, in line 1 of Table 11, the date "6/16/1970" should read -- 4/17/1970 --;

Column 26, line 22, "S40(8) 6 2" should read -- S40(8) 6 12 --;

Column 34, line 46, "TRU(Ø) 1 1Ø" should read -- TRU(Ø) 19 1Ø --;

Column 44, line 68, after "(decimal)" delete "enable";

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 3,766,370
DATED : October 16, 1973
INVENTOR(S) : John S. Walther

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

Column 46, line 40, "0" should read -- (0) --;

Column 50, line 60, "and ENC" should read -- an ENC --;

Column 63, at approximately line 62, "plural bit" should read -- plural-bit --; at approximately lines 64-65, "plural bit" should read -- plural-bit --.

Signed and Sealed this

fourth Day of May 1976

[SEAL]

Attest:

RUTH C. MASON
Attesting Officer

C. MARSHALL DANN
Commissioner of Patents and Trademarks