Device using a gated diode switch (e.g. GDS) with its current conduction state controlled by a photovoltaically controlled field effect transistor (e.g. JFET) connected in series with the gated diode switch.
For the purposes of information only

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

<table>
<thead>
<tr>
<th>Code</th>
<th>Country Name</th>
<th>Code</th>
<th>Country Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>AT</td>
<td>Austria</td>
<td>KP</td>
<td>Democratic People's Republic of Korea</td>
</tr>
<tr>
<td>AU</td>
<td>Australia</td>
<td>LI</td>
<td>Liechtenstein</td>
</tr>
<tr>
<td>BR</td>
<td>Brazil</td>
<td>LU</td>
<td>Luxembourg</td>
</tr>
<tr>
<td>CF</td>
<td>Central African Republic</td>
<td>MC</td>
<td>Monaco</td>
</tr>
<tr>
<td>CG</td>
<td>Congo</td>
<td>MG</td>
<td>Madagascar</td>
</tr>
<tr>
<td>CH</td>
<td>Switzerland</td>
<td>MW</td>
<td>Malawi</td>
</tr>
<tr>
<td>CM</td>
<td>Cameroon</td>
<td>NL</td>
<td>Netherlands</td>
</tr>
<tr>
<td>DE</td>
<td>Germany, Federal Republic of</td>
<td>NO</td>
<td>Norway</td>
</tr>
<tr>
<td>DK</td>
<td>Denmark</td>
<td>RO</td>
<td>Romania</td>
</tr>
<tr>
<td>FI</td>
<td>Finland</td>
<td>SE</td>
<td>Sweden</td>
</tr>
<tr>
<td>FR</td>
<td>France</td>
<td>SN</td>
<td>Senegal</td>
</tr>
<tr>
<td>GA</td>
<td>Gabon</td>
<td>SU</td>
<td>Soviet Union</td>
</tr>
<tr>
<td>GB</td>
<td>United Kingdom</td>
<td>TD</td>
<td>Chad</td>
</tr>
<tr>
<td>HU</td>
<td>Hungary</td>
<td>TG</td>
<td>Togo</td>
</tr>
<tr>
<td>JP</td>
<td>Japan</td>
<td>US</td>
<td>United States of America</td>
</tr>
</tbody>
</table>
OPTICALLY SWITCHED DEVICE

Background of the Invention

This invention is concerned generally with optically activated switches and particularly with such switches capable of blocking high voltages and carrying large currents.

Much interest and effort in recent years has been directed toward the development of solid state switches. Such switches would find numerous applications in modern technology where their advantages, as compared to other types of switches, of small size, high reliability, etc., can be fully exploited. For example, such switches could be advantageously used as cross-point switches in telecommunications systems.

Effort has been directed specifically toward the development of solid state switches capable of blocking high voltages and carrying large currents. For maximum versatility, such switches should be easily manufactured with other or similar switching devices on a common substrate. This should permit economies of manufacture and design flexibility.

A switch with such characteristics has been developed and is commonly referred to as a gated diode switch or GDS, described, for example, in the paper "A New Bidirectional Solid-State Switch for Telephone Loop Plant," Proceedings I.E.E.E., Vol. 69, No. 3, March, 1981, pp. 292-299. This switch has a low impedance path in the ON or conducting state and a high impedance path in the OFF or blocking state. The switch can be easily fabricated in embodiments that will block voltages as large as 500 volts and carry currents larger than one ampere. Bilateral embodiments may be fabricated on a single chip with antiparallel connected switches.
Any of several methods may be used to control the current conduction state of the GDS. That is, several methods are available to change the switch from the ON state to the OFF state or vice versa. For example, either an opto-isolator or a metal oxide semiconductor (MOS) transistor in series with the GDS may be used to control the current conduction state. Light sensitive devices, e.g., a photodiode array, may also be used to control the current conduction state. Although perfectly adequate for many purposes, these methods have drawbacks for some applications.

When an opto-isolator is used, the maximum current capability of the switch is limited by the current handling capability of the opto-isolator. This is usually rather small and typically is only 0.5 amperes. When a metal oxide semiconductor transistor is used, a normally OFF device is connected in series with the normally ON GDS and the switch is therefore normally OFF. Photodiode arrays, because they produce only a small current when illuminated, are useful for switching a GDS only if the current through the GDS is very small, comparable to the photodiode array current, or for switching alternating currents. They cannot be used to switch large DC currents. For some applications, these are undesirable features.

Summary of the Invention

It has been found that if the current in the current in the output circuit of the GDS is sufficiently reduced, the GDS can be turned off by a conventional photosensitive means such as a photodiode array. According to the invention, a switching means is included in the output circuit of the GDS for interrupting current flow to the anode; and the photosensitive means activates the switching means so as to interrupt the output circuit current substantially simultaneously with the switching of gate diode switch state from the conducting to the non-conducting state. Thus, one insures that the output circuit current is sufficiently reduced to permit the GDS...
to be turned off. In a preferred embodiment the switching means in a field effect transistor (FET) and the photosensitive means is a photodiode array (PDA) connected to the gate of the FET and the gate of the GDS.

Upon illumination by the LED, the PDA develops a voltage at least equal to the pinch off voltage of the FET and changes the current conduction state of the normally ON FET to OFF; i.e., the drain-source channel changes from conducting to non-conducting. The current flowing in the series circuit, and thus in the gated diode switch, then drops sufficiently the GDS will also turn OFF. After the LED is turned OFF, the FET returns to its ON state in a time interval determined by a first RC timing circuit. The GDS remains in the OFF state for a time period determined by a second RC timing circuit.

In a particular embodiment, voltages higher than the breakdown voltage of the FET are handled by the addition of a blocking diode between the drain of the FET and the gate electrode of the GDS.

Switches of this invention may be constructed in both unilateral or bilateral embodiments.

Brief Description of the Drawing

FIG. 1 illustrates a structure of one embodiment of a gated diode switch as is known in the prior art;

FIG. 2 is a schematic representation of a bilateral gated diode switch of the prior art;

FIG. 3 illustrates an embodiment of an optically switched gated diode switch in accordance with one embodiment of the invention;

FIG. 4 illustrates still another embodiment of an optically switched gated diode switch; and

FIG. 5 illustrates a bilateral embodiment of an optically switched gated diode switch.

Detailed Description

It is believed that this invention will be better understood if first the structure and then the operation of a gated diode switch are briefly described.
One embodiment of a gated diode switch (GDS) is illustrated generally as 10 in FIG. 1. GDS 10 comprises support 12 which has a major surface 13 and a semiconductor body 14 whose bulk is of a first conductivity type and which is separated from support 12 by a dielectric layer 16. A first anode region 18 is included in body 14 and has a portion which extends to surface 13. A gate region 20 is included in body 14 and has a portion which extends to surface 13. A cathode region 24 is included in body 14 and has a portion which extends to surface 13. Region 22 encloses region 24 and has a portion which extends to surface 13. Region 22 acts as a depletion layer punch-through shield and inhibits inversion of the portions of body 14 at or near surface 13 between regions 20 and 24. Regions 18 and 22 are of said first conductivity type. Regions 20 and 24 are of a second conductivity type. The resistivities of regions 18, 20, and 24 are small with respect to the resistivity of the bulk portion of body 14. Region 22 has a resistivity intermediate that of region 24 and body 14. Electrodes 28, 30, and 32 make low resistance ohmic contacts to the surface portions of regions 18, 20, and 24, respectively. A dielectric layer 36 covers surface 13 and isolates electrodes 28, 30, and 32 from all regions other than those intended to be electrically contacted.

Region 18 is typically 2 to 4 microns thick and 48 microns wide by 52 microns long. Region 20 is typically 2 to 4 microns thick and 15 microns wide by 300 microns long. Region 22 is typically 3 to 6 microns thick and 64 microns wide by 60 microns long. Region 24 is typically 2 microns thick and 48 microns wide by 44 microns long.

In one preferred embodiment, support 12 and body 14 are each of silicon and support 12 may be of either n or p type conductivity. Body 14 is typically 30 to 50 microns thick and 430 microns long by 300 microns wide. Substrate 12, body 14 and regions 18, 20, 22, and 24 are of n-, p-, p+, n+, p, and n+ type conductivity, respectively.
Impurity concentrations are typically $2 \times 10^{13}$, $5 \times 10^{13}$, $10^{17}$, $10^{19}$, $10^{17}$ to $10^{18}$, and $10^{19}$/cm$^3$ for substrate 12, body 14 and regions 18, 20, 22, and 24, respectively. Layer 16 is silicon dioxide and is typically 2 to 4 microns thick.

Electrodes 28, 30 and 32 are aluminum.

A plurality of separate bodies 14 can be formed in a common support 12 to provide a plurality of switches. Other modifications of the embodiment depicted will be readily thought of by those skilled in the art.

The operation of the gated diode switch will now be described. Structure 10 is typically operated as a switch which is characterized by a low impedance path between regions 18 and 24 when the switch is in the ON or conducting state and a high impedance path between regions 18 and 24 when in the OFF or blocking state. When the switch is in the ON state, holes are injected into body 14 from region 18 and electrons are injected into body 14 from region 24. The holes and electrons can be in sufficient numbers to form a plasma which modulates the conductivity of body 14. This effectively lowers the resistance of body 14 so that the resistance between regions 18 and 24 is relatively low when structure 10 is in the ON state.

Reduced resistance through injection of both holes and electrons is conveniently designated as dual carrier injection. Substrate 12 is typically held at the most positive potential conveniently available.

The potential applied to gate region 20 determines the current conduction state of the switch. Conduction between regions 18 and 24 occurs when the potential of region 20 is below the potentials of region 18 and region 24. Conduction between regions 18 and 24 is inhibited when the potential of region 20 is more positive than the potentials of regions 18 and 24. The excess positive potential needed to either inhibit or terminate conduction is, as is well known, a function of both geometry and impurity concentrations of structure 10. The positive gate potential causes the portion of body 14
between region 20 and the portion of layer 16 below region 20 to be depleted. Consequently, the potential of this portion is more positive than the potentials of regions 18 and 24 and inhibits the conduction of holes from region 18 to region 24 by essentially pinching off body 14 against layer 16 in the portion below region 20. It also collects electrons emitted at region 24 before they reach region 16. However, the current through the switch will not be broken unless the gate current is comparable to that flowing through the GDS from anode to cathode.

FIG. 2 illustrates both an electrical symbol for a gated diode switch and a bilateral switch using two gated diode switches. The anode, gate and cathode electrodes of GDS are terminals 28, 30, and 32, respectively. The anode, gate and cathode electrodes of GDSa are terminals 28a, 30, and 32a, respectively. The operation of the switch is invariant with respect to the polarity of the voltage applied between terminals A and B.

Upon illumination by an LED or other light source, a series connected photodiode array (PDA) connected to terminals A and B and having a sufficient number of photodiodes to develop a positive voltage of approximately 20 volts between the gate and anode of the GDS will change the bilateral switch formed by the two antiparallel connected GDSs from the ON to the OFF state if the current flowing between terminals A and B is less than the PDA current. If the current between terminals A and B is greater than the PDA current, the PDA will be unable to turn off the GDS. The PDA current is typically approximately 20 to 30 microamps. The switch can, of course, be made in the unilateral embodiment if only one GDS is used. Since the current conduction state of the switch can change only when the GDS current level falls below the value of the PDA current, the switch cannot be used for DC voltages between terminals A and B. As a practical matter, it can only be used when an AC current flows between terminals A and B because only then can one assume
that the GDS current will drop below the value of the PDA current.

A first embodiment of a device of this invention that will switch both alternating and direct currents is schematically represented in FIG. 3. A series circuit is formed between first and second terminals A₁ and B by resistance R₁, the channel between the drain and source electrodes of an n-channel depletion mode JFET, and the channel between anode and cathode electrodes of a gated diode switch. The anode of the GDS is connected to the JFET source electrode and the cathode is connected to terminal B. A series connected photodiode array, represented by PDA, capacitance C, and resistance, R₂, form a parallel circuit with one terminal connected to the gate electrode G₂ of the GDS and the other terminal connected to the gate electrode G₁ of the JFET. A series circuit comprising the connection of the second terminal to the gate electrode is thus formed. If desired, R₁, C, and R₂ may be omitted. If R₁ is omitted, A₁ is connected to the drain electrode. The number of photodiodes in the photodiode array is sufficient to produce a voltage upon illumination that exceeds the JFET pinch-off voltage. Resistance R₃ is connected between the source and gate electrodes of the JFET. Typical values of C, R₂ and R₃ are approximately 0.2μF, 22MΩ, and1MΩ, respectively. A light source, typically a light emitting diode which is represented by LED, is optically coupled to the PDA.

Both the JFET and GDS are optically switched to the OFF state by means of the photodiode array. When the PDA is illuminated by the LED, the JFET is switched to its OFF state and as a result the current through the GDS drops below the PDA current and the current conduction state of both the GDS and the entire device then changes to the OFF state. Both capacitances C₂ and C₃ between electrodes G₁ and S, and A and G₂, respectively, are charged and when the LED current is reduced to zero and the PDA illumination ceases, the JFET will revert to the ON state in a time
interval determined by the time constant of \( C_2 \) and \( R_3 \). The capacitances may be the internal device capacitances. The

GDS remains in the OFF state for a longer time interval

which is determined by the time constants of \( R_2C \) and \( C_3 \)

\( (R_3+R_2) \).

The voltage between terminals \( A_1 \) and \( B \) is applied
totally between \( A \) and \( B \) after the JFET reverts to its ON

state. However, if the voltage between \( A_1 \) and \( B \) is greater

than the breakdown voltage of the JFET, the device

operation is somewhat different because the drain-gate

junction of the JFET will break down before the current

flowing through the gated diode switch is interrupted and

the GDS will thus never switch to its OFF state.

Another embodiment of an optically switched

device of this invention which can handle large voltages is

shown in FIG. 4. This embodiment is similar to that

depicted in FIG. 3 and the detailed description of FIG. 3

need not be repeated. Resistances \( R_2 \) and \( R_3 \) in FIG. 3 are

equivalent to resistances \( R_{30} \) and \( R_{20} \), respectively, in

FIG. 4. A blocking diode, represented schematically by

\( BD_1 \), is connected between the drain electrode of the JFET

and the gate electrode of the gated diode switch. In this

embodiment, when the voltage between terminals \( A_1 \) and \( B \) is

large, diode \( BD_1 \) transfers the voltage at electrode \( D \)

directly to electrode \( G_2 \) and thus drives the potential of

electrode \( G_2 \) to a very large value with respect to point \( A \).

The potential difference between electrodes \( G_2 \) and \( A \)
becomes large and may reach a value equal to the breakdown

voltage of the JFET. This has the effect of momentarily

reducing the current through the GDS and thus, upon

illumination of PDA, the gated diode switch changes its
current conduction state to the OFF state. The switching
to the ON state is the same as for the circuit described in

FIG. 3.

A bilateral embodiment of a device of this

invention is shown in FIG. 5. The drain-source channel of

JFET1 and GDS1 form a first series circuit between
terminals A and B and GDS₂ and the drain-source channel of JFET2 form a second series circuit between terminals A and B. The two series circuits are the same as the series circuits described with respect to FIGS. 3 and 4 but are connected with opposite polarities. A series connected photodiode array, represented by PDA has one terminal connected to electrodes G of GDS₁ and GDS₂ and a second terminal connected to one electrode of blocking diodes BD2 and BD3. The second electrodes of blocking diodes BD2 and BD3 are connected to the gate electrodes of JFET1 and JFET2, respectively. Blocking diodes BD1 and BD4 have one electrode connected to terminals A and B, respectively, and a second electrode connected to the gate electrodes of GDS₁ and GDS₂. The operation of this embodiment upon illumination of the PDA is similar to the operation of the embodiment described in FIGS. 3 and 4.

The embodiments described illustrate the invention and modifications will be readily thought of. For example, support 12 might be p-type silicon, gallium arsenide, etc. Further, impurity concentrations, spacings between regions, etc., can be modified to permit different operating voltages and currents. Additionally, the operation of many JFETS is symmetric with respect to source and drain and for such JFETS, these terms are used interchangeably.
Claims

1. A GDS switching circuit comprising a gated diode switch (e.g. GDS) having anode, cathode and gate electrodes; the gated diode switch having a conducting state defined by current conduction through an output circuit including the anode and cathode and a non-conducting state defined by no current conduction through the output circuit; and means for changing the state of the gated diode switch comprising a photosensitive means (e.g. PDA) coupled to the gate electrode for generating a voltage in response to light impingement

CHARACTERIZED IN THAT

- a switching means (e.g. JFET) is included in the output circuit for interrupting current flow to the anode; and the photosensitive means actuates the switching means so as to interrupt current in output circuit substantially simultaneously with the changing of the gate electrode voltage so as to charge the gated diode switch state from the conducting to the non-conducting state.

2. The switching circuit of claim 1 further

CHARACTERIZED IN THAT

the switching means comprises a first field effect transistor having drain, gate and source electrodes; the source and drain electrodes are connected in series with the anode of the gated diode switch; and the photosensitive means is a photodiode array coupled to the gate of the field effect transistor.

3. A device as recited in claim 2 further

CHARACTERIZED BY

- a light source, said light source being optically coupled to said photodiode array.

4. A device as recited in claim 2 further

CHARACTERIZED BY

- a first capacitance (e.g. C) and a first resistance (e.g. R₂), said capacitance and said resistance being connected to said gate electrodes of said gated diode switch and said field effect transistor.
5. A device as recited in claim 4 further
   CHARACTERIZED BY
   a second resistance (e.g. R₃), said second resistance connected to said source electrode and said gate electrode of said field effect transistor.

6. A device as recited in claim 5 further
   CHARACTERIZED BY
   a second capacitance (e.g. C₂) connected to said source and gate electrodes of said field effect transistor.

7. A device as recited in claim 5 further
   CHARACTERIZED BY
   a third capacitance (e.g. C₃) connected to said anode and gate electrodes of said gated diode switch.

8. A device as recited in claim 5 further
   comprising a blocking diode (e.g. BD₁) connected to said drain electrode and said gate electrode of said gated diode switch.

9. A device as recited in claim 1 further
   CHARACTERIZED BY
   a second gated diode switch (e.g., GDS₂) having anode, cathode and gate electrodes, said cathode being connected to said first terminal (e.g. A); a second field effect transistor (e.g. JFET2) having drain, gate and source electrodes, said drain electrode being connected to said anode electrode, said source electrode being connected to said second terminal (e.g. B), said photodiode array having said first terminal of said PDA connected to said gate electrode of said second gated diode switch, a series circuit between said gate electrode of said second field effect transistor and a second terminal of said array comprising a first blocking diode (e.g. BD₁), said series circuit further comprising a second blocking diode (e.g. BD₂) connected to said second terminal of said array and said gate of said first field effect transistor, a third blocking diode (e.g. BD₃) having one electrode connected to said first terminal and a second electrode connected to said gate electrode of said first gated diode switch, and a
fourth blocking diode (e.g. BD₄) having one electrode connected to said second terminal (B) and a second electrode connected to said gate electrode of said second gated diode switch.
AMENDED CLAIMS
(received by the International Bureau on 21 September 1981 (21.09.81))

1. (Amended) A GDS switching circuit comprising a gated diode switch (e.g. GDS) having anode, cathode and gate electrodes; the gated diode switch having a conducting state defined by current conduction through an output circuit including the anode and cathode and a non-conducting state defined by no current conduction through the output circuit; and means for changing the state of the gated diode switch comprising a photosensitive means (e.g. PDA) coupled to the gate electrode for generating a voltage in response to light impingement CHARACTERIZED IN THAT a switching means (e.g. JFET) is included in the output circuit for interrupting current flow to the anode; and the photosensitive means actuates the switching means so as to interrupt current in the output circuit substantially simultaneously with the changing of the gate electrode voltage so as to charge the gated diode switch state from the conducting to the non-conducting state.

2. The switching circuit of claim 1 further CHARACTERIZED IN THAT the switching means comprises a first field effect transistor having drain, gate and source electrodes; the source and drain electrodes are connected in series with the anode of the gated diode switch; and the photosensitive means is a photodiode array coupled to the gate of the field effect transistor.

3. A device as recited in claim 2 further CHARACTERIZED BY a light source, said light source being optically coupled to said photodiode array.
4. A device as recited in claim 2 further characterized by
   a first capacitance (e.g. C) and a first resistance (e.g. $R_2$), said capacitance and said
   resistance being connected to said gate electrodes of
   said gated diode switch and said field effect transistor.
I. CLASSIFICATION OF SUBJECT MATTER (If several classification symbols apply, indicate all)  
According to International Patent Classification (IPC) or to both National Classification and IPC  
INT. CL., 3 G02B 27/00  
U.S. CL. 250/551  

II. FIELDS SEARCHED  
Minimum Documentation Searched  
<table>
<thead>
<tr>
<th>Classification System</th>
<th>Classification Symbols</th>
</tr>
</thead>
<tbody>
<tr>
<td>US.</td>
<td>250/551</td>
</tr>
<tr>
<td></td>
<td>307/311</td>
</tr>
</tbody>
</table>

Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched  

III. DOCUMENTS CONSIDERED TO BE RELEVANT  
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of Document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to Claim No.</th>
</tr>
</thead>
</table>

* Special categories of cited documents:  
  "A" document defining the general state of the art  
  "E" earlier document but published on or after the international filing date  
  "L" document cited for special reason other than those referred to in the other categories  
  "O" document referring to an oral disclosure, use, exhibition or other means  
  "P" document published prior to the international filing date but on or after the priority date claimed  
  "T" later document published on or after the international filing date or priority date and not in conflict with the application, but cited to understand the principle or theory underlying the invention  
  "X" document of particular relevance  

IV. CERTIFICATION  

Date of the Actual Completion of the International Search  
11 AUGUST 1981  

International Searching Authority  
ISA/US  

Date of Mailing of this International Search Report  
12 AUG 1981  

Signature of Authorized Officer  
D. R. Hostetter  

Form PCT/ISA/210 (second sheet) (October 1977)