



- (51) International Patent Classification:
H03F 3/30 (2006.01) *H03F 1/02* (2006.01)
- (21) International Application Number:
PCT/EP2014/057429
- (22) International Filing Date:
11 April 2014 (11.04.2014)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
1306621.2 11 April 2013 (11.04.2013) GB
- (71) Applicant: **NUJIRA LIMITED** [GB/GB]; Building 1010, Cambourne Business Park, Cambourne, Cambridge, Cambridgeshire CB23 6DP (GB).
- (72) Inventor: **WILSON, Martin**; c/o Nujira Limited, Building 1010, Cambourne Business Park, Cambourne, Cambridge Cambridgeshire CB23 6DP (GB).
- (74) Agents: **WILLIAMS, David, John** et al.; Page White & Farrer, Bedford House, John Street, London, Greater London WC1N 2BF (GB).
- (81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,

[Continued on next page]

(54) Title: OUTPUT STAGE FOR CLASS AB AMPLIFIER




FIG. 3

(57) Abstract: The invention relates to a class AB amplifier for receiving an input current and generating an amplified output current and having first and second output transistors connected to provide the output current, wherein if the input current is less than a threshold the first output transistor is enabled and the second output transistor is disabled, and if the input current exceeds a threshold the second output transistor is enabled.



MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, **Published:**
SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, — *with international search report (Art. 21(3))*
GW, KM, ML, MR, NE, SN, TD, TG).

OUTPUT STAGE FOR CLASS AB AMPLIFIER

BACKGROUND TO THE INVENTION:

5 Field of the Invention:

The present invention relates to Class AB amplifiers, and particularly but not exclusively to envelope tracking power supplies incorporating Class AB amplifiers.

10 Description of the Related Art:

Envelope tracking applications may require an error amplifier with the ability to output a wide range of output currents at a high frequency. An example implementation of envelope tracking is an envelope tracking power supply with a
15 switched supply to provide most of the wanted signal energy, and an error amplifier to remove unwanted switching artefacts which provides the remainder of the signal energy. Such an amplifier must have high efficiency, be linear, and must be able to handle high bandwidth signals.

20 Typically the error amplifiers of such implementations are Class AB amplifiers and are required to handle high peak-to-mean current swings. However, if correctly sized to handle large peak-to-mean current swings, a conventional Class AB amplifier typically requires a large quiescent current.

25 A typical prior art approach for a Class AB error amplifier in an envelope tracking power supply is to provide two transistors that each handle the positive and negative excursions of the waveform respectively. A typical Class AB amplifier has an input stage and an output stage. Typically,
30 the input stage is run in Class A. As such, an existing Class AB arrangement typically consists of an input stage with a

single output feeding into an output stage which contains a split at the input. This arrangement accounts for a high standing power dissipation which is typically observed in many high bandwidth amplifiers. The use of current amplification
5 allows the maximum bandwidth to be extracted from the transistors.

An output stage of an exemplary Class AB amplifier of the prior art is illustrated in Figure 1, and comprises a first stage 10 and a second stage 12. A single line feed to the
10 input stage of the Class AB amplifier is represented by an input feed current source having current I_{input} designated by reference numeral 3.

The first stage 10 has the single input I_{input} and comprises a first pair of transistors M1 and M100 which handle
15 input signals from the single input current I_{input} on the positive excursion. The transistors M100 and M1 are connected in a current mirror arrangement, with the transistor M100 diode connected. A bias current $I_{\text{bias+}}$ denoted by reference numeral 5 is provided for the transistor M100 from a positive
20 supply rail V_{DD} , to keep the transistors M100 and M1 switched on. The input feed current I_{input} is connected to the transistor M1.

The first stage 10 additionally comprises a second pair of transistors M2 and M200 which handle input signals from the
25 single input current I_{input} on the negative excursion. The transistors M200 and M2 are connected in a current mirror arrangement, with the transistor M200 diode connected. A bias current $I_{\text{bias-}}$ denoted by reference numeral 7 is provided for the transistor M200 from a negative supply rail V_{SS} , to keep
30 the transistors M200 and M2 switched on. The input feed current I_{input} is connected to the transistor M2.

A DC constant voltage V_{ref} denoted by reference numeral 9 is applied to a common connection of the transistors M100 and

M200 of the first stage 10. The DC constant voltage V_{ref} determines the voltage at which the transistors M1 and M2 switch on. The DC constant voltage V_{ref} source is connected between the negative supply rail V_{ss} and the common connection
 5 of the transistor M100 and M200.

The transistors M1 and M2 of the first stage 10 split the input signal supplied by the input feed I_{input} . The transistor M1 provides a positive part of the input signal I_{input+} on line 11, and the transistor M2 provides a negative part of the
 10 input signal I_{input-} on line 13.

The first stage 10 thus has one input I_{input} and two outputs I_{input+} and I_{input-} .

The second stage 12 comprises a high-side (or positive) current mirror arrangement 14 provided by transistors M3 and
 15 M4. The high-side (or positive) current mirror arrangement 14 receives the positive part of the signal I_{input+} . The high-side (or positive) current mirror arrangement 14 provides current from the upper supply V_{DD} to an output current I_{out} , denoted as a positive output current $I_{output+}$.

20 The second stage 12 also comprises a low-side (or negative) current mirror arrangement 16 provided by transistors M5 and M6. The low-side (or negative) current mirror arrangement 16 receives the negative part of the input signal I_{input-} . The low-side (or negative) current mirror
 25 arrangement 16 returns current to the lower supply V_{ss} from the output current I_{out} , denoted as a negative output current $I_{output-}$.

The positive output current $I_{output+}$ and the negative output current $I_{output-}$ are combined to form the output current I_{out} on
 30 line 15.

In order to prevent a loss of gain at the crossover point, both transistors M4 and M5 simultaneously conduct in the crossover region. By making both transistors conduct, it

is possible to offset the loss in gain of the individual transistors M4 or M5 at low currents.

However, when used as part of the error amplifier in an envelope tracking arrangement (such as an envelope tracking power supply), the second stage 12 must handle a large range of currents, but unfortunately most of the distribution of currents required occurs around the centre of the output waveform exactly where the crossover region is located, and where the currents are relatively small. Thus the arrangement is sized to handle large currents, although most of the time the arrangement handles small currents.

If the transistors are sized correctly to output the maximum current required, in order to satisfy the Class AB criterion of maintaining the gain through the crossover region, a large quiescent bias current is required. The large quiescent bias current typically largely offsets the efficiency gain from using envelope tracking, especially at backed-off output powers. This large quiescent current is required to satisfy operation requirements for large currents, even though most of the operation is for smaller currents in the crossover region.

Another issue that arises relates to the G_m/C factor. The G_m/C factor determines the high frequency response of the output transistors M4 and M5. It is desirable for the G_m/C factor to be high, for improved linearity and low output impedance. However the G_m/C factor varies with current. This variance results in the transistors operating with low G_m/C factor at the points of operation where a high G_m/C factor is most required, i.e. at low currents in the crossover region. At high currents, the g_m/C factor is highest, but since this area of operation (outside the crossover region) is accessed infrequently, there is no benefit obtained from the improved linearity and low output impedance at these currents.

The high G_m/C factor for high currents may further potentially give rise to a problem, because the loop gain of the feedback is pushed up bringing a risk of high frequency instability.

5 Figure 2 shows an exemplary effect of gain on operating this type of Class AB output stage. The aim is to get the roll-off in G_m of the low-side output transistor (M5) to be compensated for by the rise in gain of the high side output transistor (M4). The standing current I_Q is placed at the point
10 where the gains overlap, and therefore each is 6dB down. With a typical CMOS output stage the I_Q can be as much as 20% of the full output current.

Reference numeral 200 denotes a plot of gain against current for the high-side (positive excursion) wide current
15 range output stage. Reference numeral 202 denotes a plot of gain for the low-side (negative excursion) output stage. Reference numeral 204 denotes a plot of the combined gain. Reference numeral 206 denotes zero current on the x-axis of the plots, reference numeral 208 denotes the quiescent current
20 on the x-axis of the plots, and reference numeral 210 denotes a maximum current on the x-axis of the plots.

SUMMARY OF THE INVENTION:

25 The invention advantageously provides a Class AB amplifier with a wide operating range and minimal crossover distortion with low quiescent current.

In accordance with the invention there is provided a class AB amplifier for receiving an input current and generating an amplified output current and having first and
30 second output transistors connected to provide the output current, wherein if the input current is less than a threshold the first output transistor is enabled and the second output

transistor is disabled, and if the input current exceeds a threshold the second output transistor is enabled.

There is preferably provided two output stages driven from a cascade with an offset voltage. A first small output stage operates over a large majority of the output swings. As this stage gain begins to fall at higher currents, a second larger stage begins to take over with this second stage gain rising. Due to the statistics of the error signals the second larger stage will be called upon to deliver current infrequently. This means that any non-linearity introduced by transfer between the two gain paths does not significantly degrade the wanted signal.

For maximum bandwidth and linearity the output stage is preferably current driven. Therefore the output stage is preferably provided with a current mirror at the top and bottom.

This output stage may be fed from other current mirrors earlier in the amplifier chain.

A cascode stage may be placed on the input side of the mirrors. The function of this cascode stage is to receive the current from the previous stage and fix the headroom voltage at the previous stage. If the cascade stage is split into two, and the transistor gates are offset, then at low currents virtually all the current goes through the transistor with the highest gate voltage. However as the output current rises, the transistor with the lower gate voltage begins to conduct. Because this current is now split the gain falls. This offsets the gain at higher currents, and limits the change in gain throughout the operating range of the output stage.

The split of current is used to provide current for the larger higher current output stage that exists in parallel with the lower current output stage.

Preferably the invention also provides a method of controlling a class AB amplifier comprising a class AB amplifier for receiving an input current and generating an amplified output current and having first and second output transistors connected to provide the output current, wherein if the input current is less than a threshold the first output transistor is enabled and the second output transistor is disabled, and if the input current exceeds a threshold the second output transistor is enabled.

10

BRIEF DESCRIPTION OF THE FIGURES:

The invention is now described with reference to the following figures, in which:

Figure 1 illustrates a prior art example of a class AB output stage;

15

Figure 2 illustrates a gain plot of the prior art arrangement of Figure 1;

Figure 3 illustrates an exemplary embodiment of an improvement to a class AB output stage in accordance with the invention;

20

Figure 4 illustrates a gain plot of an improved class AB output stage in accordance with the invention;

Figure 5 illustrates a gain plot; and

Figure 6 illustrates an improvement to the arrangement of Figure 3 in accordance with an exemplary example.

25

DESCRIPTION OF THE PREFERRED EMBODIMENT:

In the following description the invention is described with reference to exemplary embodiments and implementations.

The invention is not limited to the specific details of any

30

arrangements as set out, which are provided for the purposes of understanding the invention.

In general a class AB amplifier is provided for receiving an input current and for generating amplified output current.

5 The class AB amplifier has first and second output transmitters connected to provide the output current. In accordance with a described arrangement, if the input current is less than a threshold then the first output transistor is enabled, and a second output transistor is disabled. If the
10 input current exceeds a threshold then the second output transistor is enabled.

In this way the output current of a class AB amplifier is provided from either physically small or physically large output transistors in accordance with the size of the output
15 current relative to a threshold. The threshold may be implementation-dependent, according to the relative size of the output transistors. The threshold may be compared to the input current signal.

In general, the threshold is set such that the physically
20 smaller output transistors are used when the output signal is smaller, and the physically larger output transistors are used when the output is larger. In practice the threshold may be a range of values, with the larger transistor switching on as the bottom of the range of values is reached.

25 A modified Class AB amplifier in accordance with an embodiment is shown in Figure 3.

Comparing Figure 3 with Figure 1, high-side (or positive) current mirror arrangement 14 is adapted to comprise of two current mirror arrangements 14a and 14b. Each of the current
30 mirror arrangements 14a and 14b comprises a current mirror arrangement duplicating the current mirror arrangement 14 of Figure 1. The high-side (or positive) current mirror

arrangement 14a comprises transistors M3A and M4A in a current mirror arrangement, and the high-side (or positive) current mirror arrangement 14b comprises transistors M3B and M4B in a current mirror arrangement.

5 The low-side (or negative) current mirror arrangement 16 is adapted to comprise of two current mirror arrangements 16a and 16b. Each of the current mirror arrangements 16a and 16b comprises a current mirror arrangement duplicating the current mirror arrangement 16 of Figure 1. The low-side (or negative)
10 current mirror arrangement 16a comprises transistors M5A and M6A in a current mirror arrangement, and the low-side (or negative) current mirror arrangement 16b comprises transistors M5B and M6B in a current mirror arrangement.

15 The transistor M1 of the Figure 1 arrangement is split in the Figure 3 arrangement into two transistors M1A and M1B. The transistor M100 of the Figure 1 arrangement is split in the Figure 3 arrangement into two transistors M100A and M100B.

20 The transistor M2 of the Figure 1 arrangement is split in the Figure 3 arrangement into two transistors M2A and M2B. The transistor M200 of the Figure 1 arrangement is split in the Figure 3 arrangement into two transistors M200A and M200B.

25 Each of transistors M100A and M100B is connected to a different bias current, I_{bias+1} and I_{bias+2} respectively denoted by reference numerals 5A and 5B. This results in a different voltage being formed on the drain terminals of each of transistors M100A and M100B, according to their respective bias currents. In turn, this provides a different voltage on the gate terminals of transistors M1A and M1B. The gate of transistor M1A receives a reference voltage V_{ref} , and the
30 voltage on the gate of transistor M1B is the reference voltage V_{ref} plus the voltage difference between the drains of transistors M100A and M100B. In this way the threshold voltage

of the transistors M1A and M1B are effectively different, so that they have different responses to the input current.

The transistor M1A controls the current mirror pair M3A and M4A, and the transistor M1B controls the current mirror pair M3B and M4B.

At low input currents M1A, M3A and M4A only are active. M1B does not conduct, and hence the current mirror arrangement formed of M3B and M4B is disabled. This means that M4A can be sized just enough to handle most of the signal dynamics, which take place at low currents in the crossover region.

As the input current signal increases toward its peak, M1B begins to turn on and begins to shunt current around M1A, and this enables M4B to start contributing to the output. At such higher levels of current M4A begins to approach saturation and the gain drops. At this point, the gain is mainly contributed by M4B.

Thus as the input current approaches and exceeds a threshold, the larger output transistor turns on to provide the larger output current.

Reference can be made to Figure 4 which shows the operation of an extended class AB amplifier as described.

Reference numeral 302 of Figure 4 denotes a plot of the gain of the small output stage of Figure 3, provided by transistor M4A. Reference numeral 304 denotes a plot of the gain of the large output stage of Figure 3, provided by transistor M4B.

Also denoted in Figure 4 by reference numeral 300 is a typical distribution of signals that will be encountered when an exemplary amplifier is used as an error amplifier in a switched envelope tracker. This means that any non-linearity contributed by the changeover to the larger stage is negligible. Because of this much reduced size of the smaller

stage, the crossover quiescent current can be made much lower, and can be as low as 2% of the overall maximum output current.

The dashed line denoted by reference numeral 306 denotes the error amplifier signal distribution (on a logarithmic scale). As denoted by reference numeral 301, the majority of activity is on the left hand side of the Figure.

The foregoing description describes the operation of the high-side of the class AB amplifier output. In certain arrangements only a high-side may be provided, but in more practical arrangements both a high-side and a low-side arrangement may be provided.

The first and second output transistors may thus be connected to a first plurality of a supply voltage. A third and fourth output transistor may be provided connected to a second plurality of the supply voltage. If the input current is less than a threshold the first and third output transistors may be enabled, and if the input current exceeds the threshold the second and fourth output transistors may be enabled.

The principle of operation for the high-side described above applies equally for the low-side.

Each of transistors M200A and M200B is connected to a different bias current, I_{bias-1} and I_{bias-2} respectively denoted by reference numerals 7A and 7B. This results in a different voltage being formed on the drain terminals of each of transistors M200A and M200, according to their respective bias currents. In turn, this provides a different voltage on the gate terminals of transistors M2A and M2B. The gate of transistor M2A receives the voltage V_{ref} , and the voltage on the gate of transistor M1B is the reference voltage V_{ref} plus the voltage difference between the drains of transistors M200A and M200B.

The transistor M2A controls the current mirror pair M6A and M5A, and the transistor M2B controls the current mirror pair M6B and M5B.

At low input currents M2A, M6A and M5A only are active. M2B does not conduct, and hence the current mirror arrangement formed of M6B and M5B is disabled. This means that M5A can be sized just enough to handle most of the signal dynamics, which take place at low currents in the crossover region.

As the input current signal decreases toward its negative peak, M2B begins to turn on and begins to shunt current around M2A, and this enables M5B to start contributing to the output. At such higher levels of current M5A begins to approach saturation and the gain drops. At this point, the gain is mainly contributed by M5B.

Thus it can be understood that in the main region of operation - the crossover region - where output currents are relatively low, output transistors M4A and M5A are used to provide the output current which are appropriately sized for small currents. At the regions of operation where higher currents are required, different output transistors M4B and M5B - appropriately sized to handle larger currents - are used.

Some means of providing the correct gate voltage between M1A and M1B (and M2A and M2B) is preferably required, which is preferably arranged to account for changes in process and temperature. This may be achieved by the use of replica transistors for the transistors M1A and M1B, that are reduced size compared to transistor M1 in Figure 1, but the same geometries as M1 of Figure 1. The same applies for the transistors M2A and M2B.

The offset voltage necessary to generate the segmentation in current drives is obtained by providing two different bias

currents in each side, which in the high side are denoted I_{bias+1} and I_{bias+2} . Current I_{bias+1} is preferably proportional to the intended crossover current, whereas I_{bias+2} represents the transition current to the higher current segment.

5 It can be understood that the segmentation of drive currents may be obtained by some other means, and the embodiment illustrated in Figure 3 is merely exemplary.

10 The effect on the bandwidth of the Class AB amplifier of Figure 3 is illustrated with respect to Figure 5. The analysis is simplified by assuming that each stage (M3A/M4A and M3B/M4B on the positive side) has identical gain.

15 The small stage, provided by current mirror arrangements M3A/M4A and M5A/M6A has a gain plot 510 and a pole at β denoted by reference numeral 502. The large stage, provided by current mirror arrangements M3B/M4B and M5B/M6B, has a gain plot 508 and a lower frequency pole α denoted by reference numeral 506, as the larger transistors have a lower current density.

20 When the sum of the two poles are factored as shown by the gain plot 512 of Figure 5, the low frequency pole appears at the output, but is cancelled by a zero at $(\alpha+\beta)/2$. The high frequency response is therefore dominated by the pole at β , and there is little negative impact on the phase margin of the complete amplifier.

25 The phase of the prior art and the extended output stage are compared in Figure 5. At low frequencies the extended stage has extra lag, but at higher frequencies when the amplifier unity gain is to be achieved, there is little difference between the two stages. As the current increases then the pole at α will begin to dominate, but at that point the pole will be at a high enough frequency to avoid comprising the output bandwidth.

30

With reference to Figure 6, a further optional enhancement to the arrangement of Figure 3 is illustrated.

A cascade transistor M7 is connected between transistor M4A and the current output, cascade transistor M8 is connected
5 between transistor M4B and the current output, a cascade transistor M9 is connected between transistor M5A and the current output, and a cascade transistor M10 is connected between transistor M5B and the current output. The gates of the transistors M7 and M8 receive a voltage from a voltage
10 source V^+ 602 connected between the gates and V_{DD} . The gates of the transistors M9 and M10 receive a voltage from a voltage source V^- 604 connected between the gate and V_{SS} .

These additional cascode transistors M7, M8, M9, M10 introduce the benefit of separating the poles in each output
15 transistor, thus maintaining bandwidth.

A disadvantage is associated in using such a cascade arrangement, in that the transistors M4A and M5A must be made larger to accommodate the extra transistor in the output path. However in the presence of the parallel paths presented in the
20 described arrangements, this is not a significant issue and the advantages of the cascade stage can be fully realised.

The invention has been described herein by way of example with reference to embodiments. The invention is not limited to the described embodiments, not to specific combination of
25 features in embodiments. Modifications may be made to the embodiments within the scope of the invention. The scope of the invention is defined by the appended claims.

CLAIMS:

1. A class AB amplifier for receiving an input current and generating an amplified output current and having first and second output transistors connected to provide the output current, wherein if the input current is less than a threshold the first output transistor is enabled and the second output transistor is disabled, and if the input current exceeds a threshold the second output transistor is enabled.
2. The class AB amplifier of claim 1 wherein the second output transistor is physically larger than the first output transistor.
3. The class AB amplifier of claim 1 or claim 2 wherein the first and second output transistors form part of first and second current mirrors.
4. The class AB amplifier of claim 3 further comprising first and second input transistors for controlling the first and second current mirrors in dependence on the input current.
5. The class AB amplifier of claim 4 wherein the threshold voltages of the first and second input transistors are different, such that the first input transistor is responsive to input currents below the threshold and the second input transistor is responsive to input currents above the threshold.
6. The class AB amplifier of claim 4 or claim 5 wherein a voltage at the control nodes of the first and second input transistors is fixed.

7. The class AB amplifier of claim 6 wherein the voltage at the control nodes of the first and second input transistors is set by a current source and a diode connected transistor.

5 8. The class AB amplifier of any preceding claim wherein the first and second transistors are respectively connected to provide the output current through cascade transistors.

9. The class AB amplifier of any preceding claim wherein the
10 first and second output transistors are connected to a first polarity of a supply voltage, there further being provided third and fourth output transistors connected to a second polarity of the supply voltage, wherein if the input current is less than the threshold the first and third output
15 transistors are enabled, and if the input current exceeds the threshold the second and fourth output transistors are enabled.

10. The class AB amplifier of claim 9 wherein the fourth
20 output transistor is physically larger than the third output transistor.

11. The class AB amplifier of claim 9 or claim 10 wherein the third and fourth output transistors form part of third and
25 fourth current mirrors.

12. The class AB amplifier of claim 11 further comprising third and fourth input transistors for controlling the third and fourth current mirrors in dependence on the input current.

30

13. The class AB amplifier of claim 12 wherein the threshold voltages of the third and fourth input transistors are different, such that the third input transistor is responsive to input currents below the threshold and the fourth input

transistor is responsive to input currents below the threshold.

14. The class AB amplifier of claim 12 or claim 13 wherein a
5 voltage at the control nodes of the third and fourth input transistors is fixed.

15. The class AB amplifier of claim 14 wherein the voltage of
the control nodes of the third and fourth input transistors
10 are set by current sources and diode connected transistors.

16. The class AB amplifier of any one of claims 11 to 15
wherein the third and fourth transistors are respectively
connected to provide the output current through cascade
15 transistors.

17. A method of controlling a class AB amplifier comprising a
class AB amplifier for receiving an input current and
generating an amplified output current and having first and
20 second output transistors connected to provide the output
current, wherein if the input current is less than a threshold
the first output transistor is enabled and the second output
transistor is disabled, and if the input current exceeds a
threshold the second output transistor is enabled.

25

18. The method of claim 17 further comprising the class AB
amplifier of claim 4 wherein the threshold voltages of the
first and second input transistors are different, such that
the first input transistor is responsive to input currents
30 below the threshold and the second input transistor is
responsive to input currents above the threshold.

19. The method of claim 17 or claim 18 further comprising the
class AB amplifier of any preceding claim wherein the first

and second output transistors are connected to a first polarity of a supply voltage, there further being provided third and fourth output transistors connected to a second polarity of the supply voltage, wherein if the input current is less than the threshold the first and third output transistors are enabled, and if the input current exceeds the threshold the second and fourth output transistors are enabled.

20. The method of any one of claims 17 to 19 further comprising the class AB amplifier of claim 12 wherein the threshold voltages of the third and fourth input transistors are different, such that the third input transistor is responsive to input currents below the threshold and the fourth input transistor is responsive to input currents below the threshold.




FIG. 1
PRIOR ART




FIG. 2




FIG. 3

4 / 5




FIG. 4




FIG. 5




FIG. 6

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2014/057429

A. CLASSIFICATION OF SUBJECT MATTER INV. H03F3/30 H03F1/02 ADD.		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) H03F		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) EPO-Internal, WPI Data		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	SOLIMAN A MAHMOUD ED - BRIAN GESTNER ET AL: "Low voltage current-mode digitally controlled VGA based on digitally programmable current conveyors", CIRCUITS AND SYSTEMS, 2008. MWSCAS 2008. 51ST MIDWEST SYMPOSIUM ON, IEEE, PISCATAWAY, NJ, USA, 10 August 2008 (2008-08-10), pages 814-817, XP031315355, figures 4, 5 <div style="text-align: center; margin-top: 10px;"> ----- -/-- </div>	1,17
<div style="display: flex; justify-content: space-between;"> <input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C. <input checked="" type="checkbox"/> See patent family annex. </div>		
* Special categories of cited documents :		
<div style="display: flex; justify-content: space-between;"> <div style="width: 48%;"> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier application or patent but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 48%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&" document member of the same patent family</p> </div> </div>		
Date of the actual completion of the international search	Date of mailing of the international search report	
18 June 2014	30/06/2014	
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016	Authorized officer Agerbaek, Thomas	

INTERNATIONAL SEARCH REPORT

International application No

PCT/EP2014/057429

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	TROND SAETHER ET AL: "High Speed, High Linearity CMOS Buffer Amplifier", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE SERVICE CENTER, PISCATAWAY, NJ, USA, vol. 31, no. 2, 1 February 1996 (1996-02-01), XP011060215, ISSN: 0018-9200 figure 1 -----	1
A	US 6 188 284 B1 (SHULMAN DIMA DAVID [US]) 13 February 2001 (2001-02-13) figure 5 -----	1
A	US 2002/109548 A1 (HOSOKAWA AKIO [JP]) 15 August 2002 (2002-08-15) figure 2 -----	1
A	US 7 583 145 B2 (LEE CHAO-CHENG [TW]) 1 September 2009 (2009-09-01) figure 3 -----	1
A	US 5 162 753 A (KHORRAMABADI HAIDEH [US]) 10 November 1992 (1992-11-10) figure 1 -----	1
A	US 5 856 749 A (WU MICHAEL A [US]) 5 January 1999 (1999-01-05) figure 4 -----	1

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/EP2014/057429

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 6188284	B1	13-02-2001	NONE

US 2002109548	A1	15-08-2002	JP 3535836 B2 07-06-2004
		JP 2002237730 A	23-08-2002
		US 2002109548 A1	15-08-2002

US 7583145	B2	01-09-2009	TW 200807868 A 01-02-2008
		US 2008024228 A1	31-01-2008

US 5162753	A	10-11-1992	NONE

US 5856749	A	05-01-1999	DE 69730724 D1 21-10-2004
		DE 69730724 T2	16-02-2006
		EP 0935849 A1	18-08-1999
		JP 3251019 B2	28-01-2002
		JP 2000507787 A	20-06-2000
		US 5856749 A	05-01-1999
		US 6002276 A	14-12-1999
		WO 9820610 A1	14-05-1998
