



- (51) International Patent Classification:  
*H02H 3/08* (2006.01) *H01L 23/552* (2006.01)  
*H02H 3/44* (2006.01)
- (21) International Application Number:  
PCT/SG2015/050452
- (22) International Filing Date:  
17 November 2015 (17.11.2015)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
10201407871P 19 November 2014 (19.11.2014) SG
- (71) Applicant: **NANYANG TECHNOLOGICAL UNIVERSITY** [SG/SG]; 50 Nanyang Avenue, Singapore 639798 (SG).
- (72) Inventors: **CHANG, Joseph Sylvester**; c/o NANYANG TECHNOLOGICAL UNIVERSITY, 50 Nanyang Avenue, Singapore 639798 (SG). **SHU, Wei**; c/o NANYANG TECHNOLOGICAL UNIVERSITY, 50 Nanyang Avenue, Singapore 639798 (SG). **JIANG, Jize**; c/o NANYANG TECHNOLOGICAL UNIVERSITY, 50 Nanyang Avenue, Singapore 639798 (SG).
- (74) Agent: **POH, Chee Kian, Daniel**; Marks & Clerk Singapore LLP, Tanjong Pagar, P.O. Box 636, Singapore 910816 (SG).
- (81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: ELECTRONIC CIRCUIT FOR SINGLE-EVENT LATCH-UP DETECTION AND PROTECTION




Fig. 2

(57) Abstract: An electronic circuit for single-event latch-up (SEL) detection and protection of a target integrated circuit (IC) is disclosed. The circuit comprises: a first detector configured for detecting an absolute load current ( $i$ ) and comparing the absolute load current ( $i$ ) with a threshold current ( $i_{th}$ ); a second detector configured for detecting a rate of change of load current ( $di/dt$ ) and comparing the rate of change of load current ( $di/dt$ ) with a threshold current change rate ( $(di/dt)_{th}$ ); and a determination module for triggering a power shut-down to the target IC if the absolute load current ( $i$ ) exceeds the threshold current ( $i_{th}$ ) and/or the rate of change of load current ( $di/dt$ ) exceeds the threshold current change rate ( $(di/dt)_{th}$ ).

**Declarations under Rule 4.17:**

— *of inventorship (Rule 4.17(iv))*

**Published:**

— *with international search report (Art. 21(3))*

## **Electronic Circuit for Single-Event Latch-Up Detection and Protection**

### Field of the Invention

**[0001]** The present invention relates to an electronic circuit for single-event latch-up (SEL) detection and protection. Particularly, but not exclusively, the invention relates to such a circuit that is suitable for use in space applications.

### Background

**[0002]** There is great interest and demand to adopt Complementary Metal-Oxide Semiconductor (CMOS) Commercial-Off-The-Shelf (COTS) Integrated Circuits (ICs) instead of space-grade ICs in space applications, largely due to their higher performance (including functionalities), lower cost and availability. It is also well-known that COTS ICs are subjective to various radiation effects including the accumulative effect of Total Ionizing Dose (TID) and a number of single-event effects such as those described as Single Event Transient (SET), Single Event Upset (SEU) and Single Event Latch-up (SEL), etc. Amongst said radiation effects, SEL is the most devastating because, unlike other effects that largely introduce errors or degrade performance, SEL may permanently destroy COTS ICs.

**[0003]** SEL occurs when a parasitic Silicon Controlled Rectifier structure in a CMOS IC is activated by energetic particles such as heavy ions, protons or neutrons, and this induces a huge current. The consequences of SEL include soft failures such as loss of data or logic state, and destructive hard failures if ICs are subject to SEL current for an excessive period of time.

**[0004]** In view of this, there is a real need for an SEL detection and protection circuit for COTS ICs in space applications.

**[0005]** Figure 1 depicts a block diagram of a conventional SEL detection and protection circuit 10. The SEL detection and protection circuit 10 serves to shut down (i.e. disable the power to) a target COTS IC 12 when SEL occurs, and restarts (i.e. re-connects) a power supply via a power switch 14 to the target IC 12 when the SEL effect is removed.

**[0006]** In the conventional approach, the SEL detection and protection circuit 10 is realised by an over-current protection circuit 16 as depicted in Figure 1. The over-current protection circuit 16 senses the load current  $I$  of the target IC 12 via a current

sensor 18 and compares it against a pre-determined threshold current  $i_{th}$ . When SEL happens, the load current  $I$  exceeds the threshold current  $i_{th}$ , and the over-current protection circuit 16 is triggered to shut down the target IC 12 by means of disconnecting the power via switch 14.

**[0007]** Although the conventional SEL protection approach can theoretically protect target ICs from large SEL currents, there are some shortcomings in practical space applications. Firstly, it is very challenging to determine an appropriate threshold current. Specifically, the load current of target ICs can be in a large range, depending on the specific ICs, and the load current may further deviate substantially from its nominal range due to radiation effects, temperature variations, aging, etc. Hence, to avoid false triggering, the threshold current is usually set much higher than the nominal current (e.g. 4-5 times), and consequently, the target ICs may inadvertently be subjected to a large SEL current for an extended period before the protection is triggered. Secondly, it is well-known that micro latch-up may occur in some COTS ICs (depending on the fabrication process, layout, etc.). The conventional approach, that requires a high threshold current, may not be effective to detect such micro latch-up that usually dissipates at a localised low current. Nevertheless, micro latch-up may result in localised damage. In short, the conventional approach to SEL detection and protection is inadequate.

**[0008]** It is therefore an aim of the present invention to provide an improved electronic circuit for single-event latch-up (SEL) detection and protection that is particularly well suited to space applications.

#### Summary of the invention

**[0009]** In accordance with a first aspect of the invention there is provided an electronic circuit for single-event latch-up (SEL) detection and protection of a target integrated circuit (IC) comprising:

- a) a first detector configured for detecting an absolute load current ( $i$ ) and comparing the absolute load current ( $i$ ) with a threshold current ( $i_{th}$ );
- b) a second detector configured for detecting a rate of change of load current ( $di/dt$ ) and comparing the rate of change of load current ( $di/dt$ ) with a threshold current change rate  $(di/dt)_{th}$ ; and

- c) a determination module for triggering a power shut-down to the target IC if the absolute load current ( $i$ ) exceeds the threshold current ( $i_{th}$ ) and/or the rate of change of load current ( $di/dt$ ) exceeds the threshold current change rate  $(di/dt)_{th}$ .

**[0010]** Thus, embodiments of present invention provide an electronic circuit for SEL latch-up detection and protection that detects both an absolute load current ( $i$ ) and a rate of change of load current ( $di/dt$ ) and compares them with a threshold current ( $i_{th}$ ) and a threshold current change rate  $(di/dt)_{th}$ , respectively, so that a shut-down of power to the target IC is triggered if either one or both of these values exceed the respective threshold value. Accordingly, embodiments of the invention make use of both the load current and the rate of change of the load current to ensure that a SEL event is detected as early as possible so that the power to the target IC can be disabled as quickly as possible. Such a system is clearly advantageous over the prior art which relies solely on detecting when load current exceeds a threshold current.

**[0011]** An advantage of triggering a shut-down when the rate of change of load current ( $di/dt$ ) exceeds the threshold current change rate  $(di/dt)_{th}$  is that it allows for an SEL event to be detected sooner than it would otherwise be (e.g. when based on absolute load current values alone). This is because a SEL event is likely to result in a rapid increase in the current change rate even before an absolute load current threshold is reached.

**[0012]** The absolute load current ( $i$ ) may be detected by measuring the voltage ( $V$ ) across a resistor  $R_{sense}$  and dividing  $V$  by  $R_{sense}$ . A voltage amplifier may be provided for use in detecting the absolute load current ( $i$ ). In another embodiment, the load current ( $i$ ) may be detected by charging a capacitor of capacitance  $C$  and using the equation  $i(t)=C \times dV/dt$  to determine the current ( $i$ ) at time ( $t$ ) by the voltage  $V$  developed across the capacitor.

**[0013]** In some embodiments, the rate of change of load current ( $di/dt$ ) may be detected using an analog differentiator.

**[0014]** It will be understood that advantages of embodiments of the present invention are achieved through the sensing of the rate of change of the current to more quickly detect SEL. The most common means of ascertaining the rate of change of the current is via an analog differentiator (e.g. by an operational amplifier configured to be a differentiator). However, other means could be employed, including current mode

means such as through a current conveyor circuit. In another embodiment, the current signal (e.g. measured as a voltage across a resistor) could be converted into a digital signal and the differentiation computed digitally.

**[0015]** The first detector may comprise a first comparator for comparing the absolute load current ( $i$ ) with the threshold current ( $i_{th}$ ).

**[0016]** The second detector may comprise a second comparator for comparing the rate of change of load current ( $di/dt$ ) with the threshold current change rate  $(di/dt)_{th}$ .

**[0017]** The second comparator may comprise a first module for comparing the absolute load current ( $i$ ) with a first load current value ( $i_{th1}$ ) and a second module for comparing the absolute load current ( $i$ ) with a second load current value ( $i_{th2}$ ), where  $i_{th2} > i_{th1}$  (and  $i_{th2} - i_{th1} = di$ ) and wherein a time interval ( $dt$ ) is measured between when the absolute load current ( $i$ ) exceeds  $i_{th1}$  to when the absolute load current ( $i$ ) exceeds  $i_{th2}$  so as to determine the rate of change of load current ( $di/dt$ ).

**[0018]** The threshold current change rate  $(di/dt)_{th}$  may be set such that  $di_{th} = i_{th2} - i_{th1}$  and  $dt_{th} =$  a typical time interval for the load current ( $i$ ) to increase from  $i_{th1}$  to  $i_{th2}$  due to a SEL event. Accordingly, if the measured time interval ( $dt$ ) is within the pre-determined threshold time interval ( $dt_{th}$ ) it may be determined that a SEL event has occurred and the power shut-down will be triggered.

**[0019]** The threshold current  $i_{th}$  may be significantly greater than  $i_{th2}$ . For example,  $i_{th}$  may be 10, 20, 30, 50 or 100 times greater than  $i_{th2}$ .

**[0020]** A filter (e.g. a Low-Pass Filter, LPF or a High-Pass Filter, HPF) may be employed to filter out false trigger signals that may be caused by normal transient current.

**[0021]** The determination module may comprise one or more logic gate and may be synchronous or asynchronous.

**[0022]** The threshold current ( $i_{th}$ ) and/or the threshold current change rate  $(di/dt)_{th}$  may be provided via a threshold determination unit. The threshold determination unit may be pre-programmed with values for the threshold current ( $i_{th}$ ) and/or the threshold current change rate  $(di/dt)_{th}$ . In some embodiments, the threshold determination unit may calculate values for the threshold current ( $i_{th}$ ) and/or the threshold current change

rate  $(di/dt)_{th}$ . For example, the threshold determination unit may monitor the actual load current (and/or rate of change of the load current) to determine a range indicative of normal circuit behavior. The threshold values may then be determined taking into account the indicative range and, in particular, an expected maximum value for the normal operating range. For example, the threshold values may be set within or as a range of, for example, 1.5 to 2 times, 2 to 3 times, 3 to 4 times or 4 to 5 times the expected maximum values. In this way, the threshold values will be set so as to distinguish normal transient current values from a current resulting from SEL.

**[0023]** The target integrated circuit (IC) may be a Commercial-Off-The-Shelf (COTS) IC. It should be understood that the threshold values will largely be determined by the characteristics of the COTS IC (i.e. the system load).

**[0024]** In some embodiments, the target integrated circuit (IC) may be configured for a space application.

**[0025]** The determination module may trigger a power cycling stage to shut-down the target IC and subsequently resume power to the target IC after a pre-determined duration (i.e. a power cycling time). The pre-determined duration may be calculated to ensure SEL effects are completely eradicated. The power cycling time may be determined empirically. However, in some embodiments, a power cycling time of several milliseconds will typically be sufficient to remove the SEL effect.

**[0026]** In accordance with a second aspect of the invention there is provided an electronic device comprising an electronic circuit for single-event latch-up (SEL) detection and protection in accordance with the first aspect of the invention and a target integrated circuit (IC).

**[0027]** In accordance with a third aspect of the invention there is provided a method of single-event latch-up (SEL) detection and protection for a target integrated circuit (IC) comprising:

- a) detecting an absolute load current ( $i$ );
- b) comparing the absolute load current ( $i$ ) with a threshold current ( $i_{th}$ );
- c) detecting a rate of change of load current ( $di/dt$ );

- d) comparing the rate of change of load current ( $di/dt$ ) with a threshold current change rate  $(di/dt)_{th}$ ; and
- e) triggering a power shut-down to the target IC if the absolute load current ( $i$ ) exceeds the threshold current ( $i_{th}$ ) and/or the rate of change of load current ( $di/dt$ ) exceeds the threshold current change rate  $(di/dt)_{th}$ .

#### Brief description of the drawings

**[0028]** Embodiments of the invention will now be described, by way of example only, with reference to the following drawings, in which:

**[0029]** Figure 1 is a schematic diagram of a conventional SEL detection and protection circuit, as explained above;

**[0030]** Figure 2 is a block diagram of a generic implementation of an SEL detection and protection circuit in accordance with a first embodiment of the invention;

**[0031]** Figure 3 is a block diagram of an SEL detection and protection circuit in accordance with a second embodiment of the invention;

**[0032]** Figure 4 is a block diagram of an SEL detection and protection circuit in accordance with a third embodiment of the invention; and

**[0033]** Figure 5 is a flow diagram illustrating an SEL detection and protection method in accordance with an embodiment of the invention.

#### Detailed description

**[0034]** In accordance with a first embodiment of the present invention there is provided an electronic circuit 100 for single-event latch-up (SEL) detection and protection as shown in Figure 2. The circuit 100 comprises a target COTS IC 102 coupled to a first detector 104 for detecting the absolute load current ( $i$ ) of the IC 102 and a second detector 106 for detecting the rate of change of load current ( $di/dt$ ) for the IC 102. Together, the first and second detectors 104, 106 can be considered to constitute a detection stage as will be explained in more detail below.

**[0035]** A threshold determination unit 108 is provided between the IC 102 and each of the first detector 104 and second detector 106 for providing a threshold current ( $i_{th}$ ) and threshold current change rate  $(di/dt)_{th}$ . In this embodiment, the threshold current ( $i_{th}$ )

and threshold current change rate  $(di/dt)_{th}$  are pre-programmed into the threshold determination unit 108. However, in other embodiments the threshold values may be determined by monitoring the actual load current and rate of change of the load current to determine a range indicative of normal circuit behavior, extracting from the range an expected maximum value for the normal operating range and setting the threshold values well above the expected maximum values (e.g. 1.5, 2, 3, 4 or 5 times the expected maximum values).

**[0036]** Although not shown in Figure 2, each of the first and second detectors 104, 106 comprise a comparator for comparing the absolute load current ( $i$ ) with a threshold current ( $i_{th}$ ); and the rate of change of load current ( $di/dt$ ) with a threshold current change rate  $(di/dt)_{th}$ , respectively.

**[0037]** Output signals from each of the first and second detectors 104, 106 are input to a determination stage (i.e. module) 110. The determination stage 110 is configured to trigger a power shut-down to the IC 102 if the absolute load current ( $i$ ) exceeds the threshold current ( $i_{th}$ ) and/or the rate of change of load current ( $di/dt$ ) exceeds the threshold current change rate  $(di/dt)_{th}$ . In the embodiment shown in Figure 2, the determination stage 110 is coupled to a power cycling stage 112 which is configured to receive a signal from the determination stage 110 and shut-down the IC 102 via power switch 114 and to subsequently resume power to the IC 102 (by reconnecting power switch 114) after a pre-determined duration. The pre-determined duration is established so as to provide sufficient time for the effects of SEL to be eradicated.

**[0038]** Figure 3 shows a more detailed embodiment of an SEL detection and protection circuit 120 in accordance with the present invention. This embodiment is based on the general architecture outlined above in relation to Figure 2 and so like reference numerals will be employed for like features. As illustrated in Figure 3, the circuit 120 comprises a detection stage 122 in addition to the determination stage 110.

**[0039]** In Figure 3, more details of the first and second detectors 104, 106 in the detection stage 122 are shown. In particular, the first detector 104 comprises a voltage amplifier 104a and a first comparator 104b. The voltage amplifier 104a is arranged to sense the load current ( $i$ ) through a resistor  $R_{sense}$ . The first comparator 104b then compares the load current ( $i$ ) with the threshold current ( $i_{th}$ ) provided by the threshold determination unit 108.

**[0040]** The second detector 106 comprises an analog differentiator 106a and a second comparator 106b. The analog differentiator 106a is arranged to detect the rate of change of load current ( $di/dt$ ) through the resistor  $R_{sense}$ . The second comparator 106b then compares the rate of change of load current ( $di/dt$ ) with the threshold current change rate  $(di/dt)_{th}$  provided by the threshold determination unit 108.

**[0041]** Output signals from each comparator are input to the determination stage 110 as before. In this embodiment, the output signal from the second comparator 106b is put through a low-pass filter 124 before being received by logic gate 126 so as to remove false trigger signals that may be caused by normal transient current. The output signal from the first comparator 104b is also input to the logic gate 126 which will send a signal to the power cycling stage 112 if either of the absolute load current ( $i$ ) or rate of change of load current ( $di/dt$ ) has exceeded the respective threshold values (as determined by each comparator).

**[0042]** Upon receipt of a power shut-down signal from the determination stage 110, the power cycling stage 112 will then disable the power switch 114 to the IC 102 and subsequently resume power to the IC 102 (by reconnecting power switch 114) after a pre-determined duration.

**[0043]** Figure 4 shows another detailed embodiment of an SEL detection and protection circuit 130 in accordance with the present invention. This embodiment is also based on the general architecture outlined above in relation to Figure 2 and has some features in common with the embodiment of Figure 3 and so like reference numerals will be employed for like features. As illustrated in Figure 4, the circuit 130 comprises a detection stage 122 and a determination stage 110, similar to Figure 3.

**[0044]** In the embodiment of Figure 4, the load current ( $i$ ) is again sensed through  $R_{sense}$  and is obtained at the voltage amplifier 104a. However, in this case the rate of change of load current ( $di/dt$ ) is not directly obtained but is calculated as explained below.

**[0045]** Similarly to the embodiment of Figure 3, the obtained load current ( $i$ ) is compared with an absolute threshold current  $i_{th0}$  (which is programmed into the system via the threshold determination unit 108) by a first comparator 104b. However, in this case the threshold current change rate  $(di/dt)_{th}$  is not programmed directly into the threshold determination unit 108. Instead, first and second threshold current values  $i_{th1}$

and  $i_{th2}$  are programmed into the threshold determination unit 108 and each of which are compared to the load current ( $i$ ) by a comparator 132a and 132b, respectively. Notably,  $i_{th0} \gg i_{th2} > i_{th1}$ .

**[0046]** The logic gate 126 in the determination stage 110 monitors the output from each of the comparators 104b, 132a and 132b. When the load current ( $i$ ) is greater than or equal to  $i_{th1}$ , the determination stage 110 generates a timestamp or starts a clock to measure the time interval ( $dt$ ) until the load current ( $i$ ) is greater than or equal to  $i_{th2}$ . If the measured time ( $dt$ ) is determined to be equal to or within a pre-determined threshold time interval ( $dt_{th}$ ) it may be determined that a SEL event has occurred and the power shut-down will be triggered.

**[0047]** Thus, knowing the difference between  $i_{th1}$  and  $i_{th2}$  ( $di$ ) and the time taken ( $dt$ ) for the current to increase from  $i_{th1}$  to  $i_{th2}$  we can determine the current change rate ( $di/dt$ ) and can compare it to a threshold current change rate  $(di/dt)_{th}$ .

|                          | Embodiment 2 | Conventional Approach |
|--------------------------|--------------|-----------------------|
| Response Time [ $\mu$ s] | 100          | 750                   |
| Shutdown Current [mA]    | 180          | 400                   |

Table 1: Comparison of an embodiment of the invention with the conventional approach

**[0048]** Table 1 tabulates the response time and shut-down current for the second embodiment of the present invention described above in relation to Figure 3 and the conventional approach, when an SEL event is detected. At 150mA nominal load current, the embodiment of the invention is able to identify the SEL occurrence and shut down the power supply within 100 $\mu$ s. This is a significant 7.5 times faster than the conventional approach. Furthermore, the shutdown current (i.e. load current when the SEL detection and protection circuit is triggered) is a low 180mA (which is equivalent to 1.2 times the nominal current) when using the embodiment of the invention. This is a significant greater than 2 times lower than the conventional approach. Thus, embodiments of the invention can achieve a substantially lower shutdown current and a substantially faster response time than the current state of the art. This translates to substantially-enhanced SEL protection for a target IC, and hence the lifetime of a COTS IC can be expected to be significantly extended, which results in substantially increased reliability and greater suitability for demanding applications such as those encountered in space.

**[0049]** Figure 5 is a flow diagram illustrating an SEL detection and protection method 200 in accordance with an embodiment of the invention. The method 200 comprises the following steps:

Step 202: detecting an absolute load current ( $i$ ) for a target IC;

Step 204: detecting a rate of change of load current ( $di/dt$ ) for the target IC;

Step 206: comparing the absolute load current ( $i$ ) with a threshold current ( $i_{th}$ );

Step 208: comparing the rate of change of load current ( $di/dt$ ) with a threshold current change rate ( $(di/dt)_{th}$ ); and

Step 210: triggering a power shut-down to the target IC if the absolute load current ( $i$ ) exceeds the threshold current ( $i_{th}$ ) and/or the rate of change of load current ( $di/dt$ ) exceeds the threshold current change rate ( $(di/dt)_{th}$ ).

**[0050]** The method may be implemented by any of the preceding embodiments.

**[0051]** An advantage of the proposed method is that SEL can be detected using a combination of absolute current detection and current change rate detection so that protection of the target IC can be implemented when either one of these values exceeds its respective threshold value.

**[0052]** Although only certain embodiments of the present invention have been described in detail, many variations are possible in accordance with the appended claims.

Claims

1. An electronic circuit for single-event latch-up (SEL) detection and protection of a target integrated circuit (IC) comprising:
  - a) a first detector configured for detecting an absolute load current ( $i$ ) and comparing the absolute load current ( $i$ ) with a threshold current ( $i_{th}$ );
  - b) a second detector configured for detecting a rate of change of load current ( $di/dt$ ) and comparing the rate of change of load current ( $di/dt$ ) with a threshold current change rate  $(di/dt)_{th}$ ; and
  - c) a determination module for triggering a power shut-down to the target IC if the absolute load current ( $i$ ) exceeds the threshold current ( $i_{th}$ ) and/or the rate of change of load current ( $di/dt$ ) exceeds the threshold current change rate  $(di/dt)_{th}$ .
2. The electronic circuit according to claim 1 wherein the threshold current ( $i_{th}$ ) and/or the threshold current change rate  $(di/dt)_{th}$  are provided via a threshold determination unit.
3. The electronic circuit according to claim 2 wherein the threshold determination unit is pre-programmed with values for the threshold current ( $i_{th}$ ) and/or the threshold current change rate  $(di/dt)_{th}$ .
4. The electronic circuit according to claim 2 wherein the threshold determination unit calculates values for the threshold current ( $i_{th}$ ) and/or the threshold current change rate  $(di/dt)_{th}$ .
5. The electronic circuit according to claim 4 wherein the threshold determination unit monitors an actual load current and/or an actual rate of change of load current to determine a range indicative of normal circuit behavior and determines the threshold values based on an expected maximum value for the normal operating range.
6. The electronic circuit according to claim 5 wherein the threshold values are within or as a range of 1.5 to 2 times, 2 to 3 times, 3 to 4 times or 4 to 5 times the expected maximum values.

7. The electronic circuit according to any preceding claim wherein the absolute load current ( $i$ ) is detected by measuring the voltage ( $V$ ) across a resistor  $R_{\text{sense}}$  and dividing  $V$  by  $R_{\text{sense}}$ .
8. The electronic circuit according to any preceding claim wherein a voltage amplifier is provided for use in detecting the absolute load current ( $i$ ).
9. The electronic circuit according to any preceding claim wherein the rate of change of load current ( $di/dt$ ) is detected using an analog differentiator.
10. The electronic circuit according to any preceding claim wherein the first detector comprises a first comparator for comparing the absolute load current ( $i$ ) with the threshold current ( $i_{\text{th}}$ ).
11. The electronic circuit according to any preceding claim wherein the second detector comprises a second comparator for comparing the rate of change of load current ( $di/dt$ ) with the threshold current change rate  $(di/dt)_{\text{th}}$ .
12. The electronic circuit according to claim 11 wherein the second comparator comprises a first module for comparing the absolute load current ( $i$ ) with a first load current value ( $i_{\text{th1}}$ ) and a second module for comparing the absolute load current ( $i$ ) with a second load current value ( $i_{\text{th2}}$ ), where  $i_{\text{th2}} > i_{\text{th1}}$  and wherein a time interval ( $dt$ ) is measured between when the absolute load current ( $i$ ) exceeds  $i_{\text{th1}}$  to when the absolute load current ( $i$ ) exceeds  $i_{\text{th2}}$  so as to determine the rate of change of load current ( $di/dt$ ).
13. The electronic circuit according to claim 12 wherein the threshold current change rate  $(di/dt)_{\text{th}}$  is set such that  $di_{\text{th}} = i_{\text{th2}} - i_{\text{th1}}$  and  $dt_{\text{th}} =$  a typical time interval for the load current ( $i$ ) to increase from  $i_{\text{th1}}$  to  $i_{\text{th2}}$  due to a SEL event.
14. The electronic circuit according to claim 12 or 13 wherein the threshold current  $i_{\text{th}}$  is 10, 20, 30, 50 or 100 times greater than  $i_{\text{th2}}$ .
15. The electronic circuit according to any preceding claim wherein a filter is employed to filter out false trigger signals caused by normal transient current.
16. The electronic circuit according to any preceding claim wherein the determination module comprises one or more logic gates.

17. The electronic circuit according to any preceding claim wherein the target integrated circuit (IC) is a Commercial-Off-The-Shelf (COTS) IC.

18. The electronic circuit according to any preceding claim wherein the target integrated circuit (IC) is configured for a space application.

19. The electronic circuit according to any preceding claim wherein the determination module triggers a power cycling stage to shut-down the target IC and subsequently resume power to the target IC after a pre-determined duration.

20. The electronic circuit according to claim 19 wherein the pre-determined duration is calculated to ensure SEL effects are completely eradicated.

21. An electronic device comprising an electronic circuit for single-event latch-up (SEL) detection and protection in accordance with any preceding claim and a target integrated circuit (IC).

22. A method of single-event latch-up (SEL) detection and protection for a target integrated circuit (IC) comprising:

- a) detecting an absolute load current ( $i$ );
- b) comparing the absolute load current ( $i$ ) with a threshold current ( $i_{th}$ );
- c) detecting a rate of change of load current ( $di/dt$ );
- d) comparing the rate of change of load current ( $di/dt$ ) with a threshold current change rate  $(di/dt)_{th}$ ; and
- e) triggering a power shut-down to the target IC if the absolute load current ( $i$ ) exceeds the threshold current ( $i_{th}$ ) and/or the rate of change of load current ( $di/dt$ ) exceeds the threshold current change rate  $(di/dt)_{th}$ .

1/4




Fig. 1 (Prior Art)




Fig. 2




Fig. 3

3/4




Fig. 4




Fig. 5

# INTERNATIONAL SEARCH REPORT

International application No.

**PCT/SG2015/050452**

## A. CLASSIFICATION OF SUBJECT MATTER

**H02H 3/08 (2006.01) H02H 3/44 (2006.01) H01L 23/552 (2006.01)**

According to International Patent Classification (IPC)

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H02H, H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

FamPat: latchup, upset, short circuit, differential, protection, detection and like terms.

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category* | Citation of document, with indication, where appropriate, of the relevant passages    | Relevant to claim No. |
|-----------|---------------------------------------------------------------------------------------|-----------------------|
| X         | US 2014/0118001 A1 (BANG S. H. ET AL.) 1 May 2014<br>paras. [0009]-[0057], Figs. 1-5  | 1-22                  |
| X         | US 2014/0268461 A1 (JEONG Y. W.) 18 September 2014<br>paras. [0009]-[0051], Figs. 1-3 | 1-22                  |
| A         | US 2008/0285192 A1 (PHADKE V. ET AL.) 20 November 2008<br>Whole document              |                       |
| A         | US 6064555 A (CZAJKOWSKI D. ET AL.) 16 May 2000<br>Whole document                     |                       |
| A         | US 2012/0056637 A1 (JEONG Y. W. ET AL.) 8 March 2012<br>Whole document                |                       |
| A         | US 4733321 A (LINDEPERG F.) 22 March 1988<br>Whole document                           |                       |

☐ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

\*Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

6/1/2016

(day/month/year)

Date of mailing of the international search report

11/01/2016

(day/month/year)

Name and mailing address of the ISA/SG

**Intellectual Property Office of Singapore**  
51 Bras Basah Road  
#01-01 Manulife Centre  
Singapore 189554

Email: pct@ipos.gov.sg

Authorized officer

Huang Zhiqiang (Dr)

IPOS Customer Service Tel. No.: (+65) 6339 8616

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No.

**PCT/SG2015/050452**

| Patent document cited in search report | Publication date | Patent family member(s) | Publication date |
|----------------------------------------|------------------|-------------------------|------------------|
| US 2014/0118001 A1                     | 1/5/2014         | EP2728691A              | 7/5/2014         |
|                                        |                  | KR20140055129A          | 9/5/2014         |
|                                        |                  | CN103795022A            | 14/5/2014        |
|                                        |                  | JP2014089955A           | 15/5/2014        |
|                                        |                  | JP5695158B2             | 1/4/2015         |
|                                        |                  | US9093838B2             | 28/7/2015        |
| US 2014/0268461 A1                     | 18/9/2014        | KR101438041B1           | 04/09/2014       |
|                                        |                  | CN104052021A            | 17/09/2014       |
|                                        |                  | JP2014180196A           | 25/09/2014       |
|                                        |                  | US9048657B2             | 02/06/2015       |
| US 2008/0285192 A1                     | 20/11/2008       | WO2008139283A2          | 20/11/2008       |
|                                        |                  | WO2008139283A3          | 23/12/2009       |
|                                        |                  | GB2462776A              | 24/2/2010        |
|                                        |                  | CN101680927A            | 24/3/2010        |
|                                        |                  | US7719812B2             | 18/5/2010        |
|                                        |                  | GB2486356A              | 13/6/2012        |
|                                        |                  | GB2486355A              | 13/6/2012        |
|                                        |                  | GB2486355B              | 26/9/2012        |
|                                        |                  | GB2462776B              | 26/9/2012        |
|                                        |                  | GB2486356B              | 3/10/2012        |
|                                        |                  | CN101680927B            | 10/10/2012       |
| US 6064555 A                           | 16/05/2000       | NONE                    | NONE             |
| US 2012/0056637 A1                     | 8/3/2012         | EP2426802A2             | 7/3/2012         |
|                                        |                  | KR101118375B1           | 9/3/2012         |
|                                        |                  | JP2012060879A           | 22/3/2012        |
|                                        |                  | JP5121991B2             | 16/1/2013        |
|                                        |                  | US8878546B2             | 4/11/2014        |
|                                        |                  | CN102401869A            | 4/4/2012         |
|                                        |                  | CN102401869B            | 25/3/2015        |
| US 4733321 A                           | 22/3/1988        | ZA8703013A              | 25/11/1987       |
|                                        |                  | CN87103164A             | 11/11/1987       |
|                                        |                  | CN1009785B              | 26/09/1990       |
|                                        |                  | CA1281806C              | 19/03/1991       |
|                                        |                  | EP244284A1              | 04/11/1987       |
|                                        |                  | EP244284B1              | 24/07/1991       |
|                                        |                  | ATE065648T              | 15/08/1991       |
|                                        |                  | DE3771559D1             | 29/08/1991       |

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No.

**PCT/SG2015/050452**

| Patent document<br>cited in search report | Publication date | Patent family<br>member(s) | Publication date |
|-------------------------------------------|------------------|----------------------------|------------------|
|                                           |                  | IN169993B                  | 25/01/1992       |
|                                           |                  | FR2598266A1                | 06/11/1987       |
|                                           |                  | FR2598266B1                | 18/02/1994       |
|                                           |                  | YU75987A                   | 31/10/1989       |
|                                           |                  | YU46959B                   | 09/09/1994       |
|                                           |                  | JP62260517A                | 12/11/1987       |
|                                           |                  | JP2661912B2                | 08/10/1997       |