

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
10 November 2005 (10.11.2005)

PCT

(10) International Publication Number
WO 2005/106984 A1

(51) International Patent Classification⁷: **H01L 33/00**

(21) International Application Number:
PCT/KR2005/001131

(22) International Filing Date: 20 April 2005 (20.04.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10-2004-0028715 26 April 2004 (26.04.2004) KR

(71) Applicant (for all designated States except US): **EPIPLUS CO., LTD.** [KR/KR]; Eyon-Hansan Industrial Park, 1027, Yulbuk-Ri, Chungbuk-Myun, Pyontaek, Gyunggi-Do 451-833 (KR).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **JUNG, Sung, Hoon** [KR/KR]; Woo Mi Park Vill 203 Dong 1007 Ho, 1120 Sang-Dong, Mokpo-Si, Junranam-Do 530-390 (KR).

(74) Agent: **PARK, Hyun-Cheol**; 4F, Shinwon Bldg, 648-15 Yeoksam-dong, Gangnam-Gu, Seoul 135-080 (KR).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD FOR FABRICATING SEMICONDUCTOR EPITAXIAL LAYERS USING METAL ISLANDS



(57) Abstract: Disclosed is a method for fabricating a GaN semiconductor epitaxial layer. The method includes the steps of: (a) providing a substrate within a reaction furnace; (b) setting a temperature range of the substrate to be 200°C ~ 1,300°C; (C) supplying a Ga metallic source on the substrate; (d) changing the supplied Ga metallic source on the substrate, to Ga metal islands; (e) supplying a nitrogenous source to the Ga metal islands after suspending supply of the Ga metallic source; (f) forming GaN islands by reacting the Ga metal islands with the nitrogenous source; and (g) growing a GaN epitaxial layer by basing the GaN islands as a seed.

WO 2005/106984 A1

A METHOD FOR FABRICATING SEMICONDUCTOR EPITAXIAL LAYERS USING METAL ISLANDS

[Technical Field]

5 This invention relates to a method for growing GaN epitaxial layers having a high-quality crystalline structure and a method **for** fabricating a GaN light emitting diode (LED) device or a GaN laser diode (LD) device using the same.

10 [Background Art]

GaN, which is a semiconductor material of a direct transition type having broad band gap energy of 3.4eV, is an ideal photoelectric semiconductor material capable of realizing all the wavelengths of light ranging from the ultraviolet band to the visible light band.

15 There had been much difficulty in forming GaN epitaxial layers of high quality due to non-existence of a substrate, which has a lattice constant consistent with that of GaN, in the course of their growth. A resolution has now become available for fabricating a GaN device of high quality by forming a low-temperature GaN
20 buffer layer between a substrate and a GaN device layer.

 However, the GaN crystal formed by means of such method still includes much crystal defect ($1 \times 10^9 \text{cm}^{-2} \sim 1 \times 10^{10} \text{cm}^{-2}$), which becomes a bar to stable operation and lifespan of the device. In particular, such crystal defect becomes a cause of electron-hole
25 combination, which becomes phonon dispersion without emission of

light, thereby deteriorating the emitting efficiency.

To solve this problem, epitaxial lateral over-growth (ELOG) or pendeo-epitaxial growth has conventionally been used to decrease the crystal defects. However, these methods commonly pose a
5 problem of necessitating a photolithographic process and a subsequent etching process prior to generating a GaN device layer, thereby causing contamination of the substrate and deteriorating the productivity and yield due to the separate etching process and dual growing processes.

10 Under the circumstances, a new method for growing GaN has become required to fabricate the GaN with a single growing process while decreasing the crystal defects.

[Disclosure]

[Technical problem]

15 To solve the problem in the method of using the conventional low-temperature GaN buffer layer, it is an object of the invention to provide a new method for growing a GaN crystal using Ga metal instead of the low-temperature GaN buffer layer.

It is another object of the invention to provide a method for
20 growing epitaxial layers of GaN semiconductor of high quality using the above method, and a method for fabricating a GaN LED and LD as well as other electric devices using the same.

[Technical solution]

To achieve the above objects, a method for fabricating epitaxial
25 layers of GaN semiconductor according to the invention comprises

the steps of: (a) providing a substrate within a reaction furnace; (b) setting a temperature range of the substrate to be 200°C ~ 1,300°C; (c) supplying a Ga metallic source on the substrate; (d) transforming the supplied Ga metallic source on the substrate, to Ga metal islands; 5 (e) supplying a nitrogenous source to the Ga metal islands after suspending supply of the GaN metallic source; (f) forming GaN islands by reacting the Ga metal islands with the nitrogenous source; and (g) growing a GaN epitaxial layer by basing the GaN islands as seed.

10 Here, the nitrogenous source may comprise at least one of ammonia or hydrazine.

The epitaxial layer grown as above may be used for forming any one of LED or LD device capable of generating light by means of electronic-hole combination.

15 In particular, the invention is applicable to a method for fabricating a GaN device. The method for fabricating a GaN device applicable from the invention comprises the steps of: (a) providing a substrate within a reaction furnace; (b) setting a temperature range of the substrate to be 200°C ~ 1,300°C; (c) supplying a Ga metallic 20 source on the substrate; (d) transforming the supplied Ga metallic source on the substrate, to Ga metal islands; (e) supplying a nitrogenous source to the Ga metal islands after suspending supply of the GaN metallic source; (f) forming GaN islands by reacting the Ga metal islands with the nitrogenous source; and (g) growing a u- 25 GaN layer by basing the GaN islands as a seed; and (h) growing a

GaN device layer including an n-GaN layer, a GaN active layer and a p-GaN layer onto the u-GaN layer.

Here, the GaN active layer may be constituted to control wavelength of the light generated by further including at least any one material of Al or In as a compound.

[Advantageous Effects]

FIG. 2 is a view of a field emission scanning electron microscopy (FE-SEM) showing Ga islands formed on a surface of a sapphire substrate according to the invention. FIG. 3 is an electronic microscopic view illustrating the FE-SEM of a low-temperature GaN buffer layer fabricated according to the conventional art. FIG. 3 was attached so as to be compared with FIG. 2 with the same resolution.

As shown in FIG. 2, the Ga islands according to the invention are in discrete form. Also, the Ga islands are evenly dispersed over the entire area of the substrate. Such discrete dispersion of the Ga islands has also been confirmed by a component analysis using energy dispersive spectroscopy (EDS). The average half-diameter and density of the Ga islands as shown in FIG. 2 are 48.2nm and $133/\mu\text{m}^2$, respectively. Thus, the Ga islands formed in FIG. 2 are of a nano unit.

By contrast, the low-temperature GaN thin layer in FIG. 3 is a continuous thin layer. The difference in minute structures between FIG. 2 and FIG. 3 becomes a fundamental cause of creating a notable difference in the growing mechanism and the resultant crystal

defects of the GaN thin layer, which is to be grown in the subsequent steps.

FIG. 4 is an electronic microscopic view of a nitride obtained by nitrifying the Ga islands formed on the surface of the sapphire
5 substrate in FIG. 2. FIG. 5 is an optical microscopic view of a u-GaN thin layer grown on the substrate of nitrified Ga islands.

As shown in FIG. 4, the Ga islands in FIG. 2 have been evenly nitrified with regular density.

FIG. 6 is an electronic microscopic view penetrating a plane of
10 the substrate in FIG. 5. A u-GaN thin layer has been grown on the upper portion of the Ga islands nitrified according to the invention. FIG. 7 is an electronic microscopic view penetrating a plane of the u-GaN layer fabricated by using the conventional low-temperature GaN buffer layer. As shown in FIGS. 6 and 7, the crystal surface as
15 grown according to the invention in FIG. 6 has less defects than the surface of the GaN thin layer in FIG. 7, which has been grown by using the conventional low-temperature GaN layer.

Such decrease in crystal defects serves to enhance internal emitting efficiency while elongating lifespan of the device. This
20 proves superiority of the method for growing crystals according to the invention.

[Description of the Drawings]

The above objects, features and advantages of the invention will
25 become more apparent from the following detailed description when

taken in conjunction with the accompanying drawings, in which:

FIG. 1 is a diagram illustrating a process of the invention in accordance with time and temperature;

FIG. 2 is an electronic microscopic view of the surfaces of Ga islands formed in the process of depositing Ga according to a best mode of the invention;

FIG. 3 is an electronic microscopic cross-sectional view of the surface of the conventional low-temperature GaN buffer layer;

FIG. 4 is an electronic microscopic view of the surfaces of Ga islands reacted with a nitrogenous source according to a best mode of the invention;

FIG. 5 is an optical microscopic view of a u-GaN thin layer formed by the islands in FIG. 4;

FIG. 6 is an electronic microscopic view penetrating a plane of the substrate, on which a u-GaN thin layer has been formed by using the islands in FIG. 4;

FIG. 7 is an electronic microscopic view penetrating a plane of a low-temperature GaN buffer layer grown by the conventional method; and

FIGS. 8 to 14 are schematic diagrams illustrating a mechanism of the invention.

[Best Modes for Carrying out the Invention]

Best modes for carrying out the invention will now be described with reference to the accompanying drawings. In the following description, same drawing reference numerals are

used for the same elements even in different drawings. The matters defined in the description are nothing but the ones provided to assist in a comprehensive understanding of the invention. Thus, it is apparent that the present invention can be
5 carried out without those defined matters. Also, well-known functions or constructions are not described in detail since they would obscure the invention in unnecessary detail.

FIG. 1 is a graph illustrating a process of the invention in accordance with time and temperature.

10 Unlike the conventional method, the method for growing epitaxial layer according to the invention is not seriously dependent on interlocking with a substrate. Thus, Si or ZnO having a high degree of lattice constant inconsistency may be used as a substrate in addition to sapphire or SiC.

15 Such substrate is charged into a reaction furnace after undergoing a process of cleaning organic materials by means of acetone, etc. The charged substrate undergoes a pre-treatment step (S1) by being heated up to 1,300°C under an atmosphere of hydrogen so as to eliminate residual organic materials and other impure
20 materials adsorbed on the surface thereof.

After performing the pre-treatment step S1, the substrate is cooled down again to take a step of depositing Ga metal (S2). The temperature range for performing the step S2 is 200°C ~ 1,300°C, preferably 400°C ~ 800°C, and more preferably 550°C ~ 700°C.
25 The step performed according to the best mode of the invention was

to form Ga metal while supplying trimethylgallium (TMG), which is an organic metallic source of Ga, to a reaction furnace, for example, at 600°C. To prevent occurrence of an oxidizing reaction in this step, hydrogen or inactive gas such as argon or nitrogen, etc. may be
5 supplied into the reaction furnace.

In the step S2, it is preferable to maintain the temperature at least 200°C because TMG decomposition efficiency may be reduced under the temperature below 200°C.

The Ga metal formed in step S2 has a morphology of dome
10 island. To control density and average diameter of such island, the temperature range may be variably set to be within 200°C ~ 1,300°C.

Although the best mode for carrying out the invention used TMG as a Ga metallic source, other Ga metal organic sources such as TEG, or precursors of chloride such as GaCl₃, may be used as a
15 metallic source.

Ga metal islands are formed under the temperature of 600°C, which falls into the temperature range according to the best mode for carrying out the invention. Supply of the Ga metallic source is then suspended. Thereafter, the temperature range of the substrate is
20 maintained to be about 200°C ~ 1,300°C. Ammonia or hydrazine gas, which is a nitrogenous source required to generate GaN within the reaction furnace under the atmosphere of hydrogen and/or nitrogen, is supplied to the reaction furnace in a step of nitrifying the Ga metal island (S3). Step S3 may be performed for about a few or
25 several tens of minutes.

If the nitrifying step S3 is performed under the temperature lower than 200°C, the nitrified GaN islands tend to have unsound surfaces or an excessively high density. If performed at the temperature higher than 1300°C, the nitrified GaN islands tend to have an excessively low density. Hence, it is important to adopt appropriate conditions for nitrification within the presented temperature range.

Once after undergoing the nitrifying step, the deposited Ga islands become GaN islands which are finely and evenly dispersed on the substrate surface.

Thereafter, the GaN islands may become seeds, which are necessary to grow GaN epitaxial layers having a crystal of high quality, and contribute to decreasing lattice defects in the subsequent process.

If the temperature range is raised again to be about 950°C ~ 1,300°C, undoped GaN layers (hereinafter, referred to as “u-GaN layers”) are grown, u-GaN layers of high quality can be grown with the crystal defects of about 1/10 of those fabricated by the conventional method (S4).

The thermal graphics in FIG. 1 is a schematic diagram showing temperatures in accordance with several modes performed in each step as described above. Hence, the graphic portion appearing as if the temperature is lowered or raised might not be the same in actual circumstances. For example, the temperature in the step S2 may be 1,300°C, and the temperature in the step S3 may also be 1,300°C, as

described above with respect to the temperature range. In that case, the graphic portion appearing as if the temperature is raised from the step S2 to the step S3 will be linked by the same horizontal line. Therefore, the diagram in FIG. 1 is merely to assist in understanding
5 of the invention, and the scope of claims of the invention should not be construed by solely depending on the diagram in FIG. 1.

To be described herein below is a mechanism enabling the substrate according to the invention to grow epitaxial layers with less crystal defects and higher quality than the conventional
10 substrate using a low-temperature GaN buffer layer. The growing mechanism described herein below is nothing but an inference by the inventors that does not bind the invention.

As described with reference to the step S2 in FIG. 2, the outstanding difference of the invention from the conventional
15 substrate using a low-temperature GaN buffer layer lies in first supplying Ga metal of group III only without supplying the nitrogenous source, and forming the same on a substrate in the form of islands rather than of a thin layer.

In the next step S3 of nitrification, the Ga metal islands are
20 reacted with the nitrogenous source and crystallized from their surfaces. Thus, what is formed after the step S3 is not a continuous GaN thin layer like the conventional one but a cluster of discrete GaN islands of a very small size, for example, nano size.

Such GaN islands function as seeds in the subsequent step S4 of
25 growing u-GaN, and decrease probability of generating the defects

due to a lattice constant mismatch by lessening the contact area between the substrate and the u-GaN thin layers. In other words, an active lateral overgrowth occurs in step S4 from side surfaces of the GaN islands formed in step S3 so as to prevent dispersion of the defects generated from the substrate to the surfaces of GaN through formation of a potential roof. This is considered the same effect as that the conventional ELOG has been reduced to a nano size. The difference from the ELOG is that no necessity is required to separately form mask layers of SiO_x, etc.

10 The mechanism of the invention will now be described in further detail.

FIG. 8 is a schematic diagram illustrating a surface of substrate 10 that is supposed to be resultant from the invention. After pre-treatment of the substrate 10, its temperature range is changed to be 200°C ~ 1,300°C. Then, Ga metallic source is supplied together with hydrogen or nitrogen to form a metallic layer. As a consequence, metallic particles, or Ga islands 20 are deposited on the surface of the substrate 10, as shown in FIG. 8, to form a metallic layer over the entire surface of the substrate 10 dispersed by pores and non-crystalline or amorphous structures.

20 After formation of the above metallic layer, supply of the metallic source gas is suspended, and the formed metallic layer is thermally etched. Then, the temperature range of the substrate 10 is maintained to be 200°C ~ 1,300°C.

25 During the step of raising the temperature as shown in FIG. 9,

the metallic particles that had been gathered together with a weak force on the surface are either evaporated (20'') into the atmospheric gas by heat from the surface of the substrate 10 or adsorbed to the periphery of the metallic cluster 400 for thermodynamic stability so as to be re-crystallized (20'). As a result of undergoing such steps, the small metallic clusters are uniformly spaced from one another at regular intervals and dispersed onto the surface of the substrate 10. These are the Ga islands. Such uniformity is naturally formed by enthalpy and entropy on the surface of the substrate.

10 If nitrogenous source gas such as ammonia or hydrazine is supplied to the substrate of the above state, the metallic clusters are combined with active nitrogen (N^*) so as to be changed into a nitride 30 or nitrified Ga islands. FIG. 10 is a schematic diagram illustrating such state, in which all the surfaces of the clusters or Ga islands are transformed to the nitride 30, in which untransformed metallic particles 20 still exist. As time elapses, these metallic particles are rapidly transformed to a nitride. Hereinafter, the transformed and dispersed nitride or nitrified Ga island will be referred to as a "seed."

20 After undergoing the step of forming a nitride particle layer, the initial metallic layer is changed to a small and uniformly dispersed nitride seed. FIG. 11 is a schematic diagram illustrating how the nitride seed formed through the above process serves to form a GaN crystalline structure of a high quality.

25 FIG. 11 shows a uniform dispersion of a nitride seed 40 onto the

surface of the substrate 10. Once the nitride seed is formed, the temperature range within the reaction furnace is changed to be about 950°C ~ 1,300°C in order to form a GaN layer on a full scale. Thereafter, TMG and NH₃ gas are supplied to the reaction furnace to
5 form a u-GaN layer.

At an initial stage of supplying the gas, the u-GaN is formed around the nitride seed 40, in which the seed may act as a preferred site for growing in view of thermodynamics. The manner of the growth seems to be lateral growth. To be specific, as shown in FIG.
10 12, a u-GaN 50 of an initial stage is grown laterally and surrounding the nitride seed, which is a nitride of group III having an identical or similar chemical properties to itself. The crystalline structure grown at this stage is a compound of group III-V like the nitride seed. Hence, they are extremely similar to each other in terms of lattice
15 constant and structure. Therefore, lattice strain or defects are rarely generated, particularly when the nitride seed has started from the Ga metallic islands.

Furthermore, because the lateral direction is a main direction of the u-GaN formation, the u-GaN is not seriously affected by the
20 lattice mismatch of the substrate below, as a consequence. The lateral size of the initial u-GaN is not so large because the space or gap between the seeds is not so distant. It is therefore considered that a perfect epitaxial layer with almost no crystalline defects is grown at this stage.

25 During the growing steps performed in FIG. 13, the crystalline

structures of u-GaN become larger in size, and directly collide with one another to fill in the space among the nitride seeds. Such phenomenon occurs on the entire surface of the substrate, and a u-GaN layer 50' of an initial stage is formed over the entire surface of the substrate.

The u-GaN layer 50' of an initial stage has incomparably less defect density than the conventional low-temperature GaN buffer layer. Most of the defects generated on this layer are stacking faults generated on an interface 500, on which the grown layers collide with one another as described with reference to FIG. 13. However, the dominant number of defects is less than the conventional defect density, and even extinguished due to rearrangement of the potential generated at a high temperature. Accordingly, the u-GaN layer 50' of an initial stage grown according to the invention has less defects than the conventional low-temperature buffer layer while having superior surface morphology.

Once after the u-GaN layer 50' of an initial stage in FIG. 14 is grown, the growing time is elongated so as to grow a thick u-GaN layer 60. An n-GaN (not shown in the drawing), a GaN active layer, to which In or Al can be added, a p-GaN layer, an electrode layer, etc. are grown on the top of the thick u-GaN layer 60. If necessary, an ohmic contact layer or a window layer may be additionally grown thereon. Also, it is as described above that a pabry-perot resonator, etc. is additionally formed when fabricating a GaN LD.

The inventors assume that it is possible to obtain GaN thin

layers with less crystal defects than the GaN thin layer using the conventional low-temperature GaN buffer layer through the mechanism identical or similar to the above. However, such assumption is nothing more than an assumption, and it is out of
5 question that other mechanisms will be able to explain the effects of the invention depending on future researches.

[Modes for Carrying out the Invention]

Another method for fabricating a GaN device according to the invention comprises the steps of: providing a substrate; changing a
10 temperature range of the substrate to be 200°C ~ 1,300°C; depositing the a Ga metallic layer on the substrate; heightening the temperature range of the substrate, on which the Ga metallic layer has been deposited, to be 900°C ~ 1,300°C, while supplying gas of either H₂ or N₂; nitrifying the surface of the substrate, on which the Ga
15 metallic layer has been deposited, by supplying nitrogenous source gas to the same; and growing a u-GaN device and a GaN device on the nitrified substrate.

Once after growing the u-GaN, a GaN LED device is fabricated by sequentially stacking a n-GaN active layer, a p-GaN layer, a
20 contact layer and an electrode, etc. on an upper portion of the u-GaN layer. Or, a GaN laser diode may be formed by additionally forming a cavity thereon.

Detailed description of such process performed on the upper portion of the u-GaN layer will be omitted as it is identical or similar
25 to the well-known LED or LD process. When forming an active

layer of such optical devices, however, it is out of question that oscillating wavelengths may be diversified from the ultraviolet layer to the blue-green series by including Al, In, etc. in the Ga active layer according to the necessary oscillating wavelength.

5 **[Industrial Applicability]**

The invention relates to a method for fabricating a GaN semiconductor epitaxial layer and a device using the same by means of Ga metal islands uniformly dispersed onto a surface of a substrate.

10 The method for growing GaN as well as the method for fabricating a device according to the invention serve to drastically decreasing crystal defects and produce a high-quality GaN LED or GaN LD with improved lifespan and luminance of the device in comparison with the conventional method of using a low-temperature GaN buffer layer.

15 While the invention has been shown and described with reference to certain modes to carry out the invention, it will be understood by those skilled in the art who have understood the technical concept of the invention that various changes in form and details may be made therein, e.g., slightly changing the temperature in each step of the process or adding the doping elements, without departing from the spirit and scope of the invention as defined by the appended claims.

20

Claims

1. A method for fabricating a GaN semiconductor epitaxial layer,
the method comprising the steps of:
 - 5 (a) providing a substrate within a reaction furnace;
 - (b) setting a temperature range of the substrate to be 200°C ~ 1,300°C;
 - (C) supplying a Ga metallic source on the substrate;
 - (d) changing the supplied Ga metallic source on the substrate, to
10 Ga metal islands;
 - (e) supplying a nitrogenous source to the Ga metal islands after suspending supply of the Ga metallic source;
 - (f) forming GaN islands by reacting the Ga metal islands with the nitrogenous source; and
15 (g) growing a GaN epitaxial layer on the GaN islands by using the GaN islands as a seed.
2. The method of claim 1, wherein the temperature range in step (b) is set to be 400°C ~ 800°C.
3. The method of claim 1, wherein the nitrogenous source is gas
20 composed at least one of ammonia or hydrazine.
4. The method of claim 1, wherein the substrate comprises any one of sapphire, SiC or Si.
5. The method of claim 3, wherein the temperature range in step (f) is maintained to be 200°C ~ 1,300°C.
- 25 6. The method of claim 1, wherein the step (d) is performed under

an atmosphere of at least one of hydrogen or nitrogen.

7. The method of claim 1, wherein the GaN epitaxial layer in the step (g) is grown at a temperature of or higher than 900°C.

8. The method of claim 1, wherein the GaN epitaxial layer grown
5 in the step (g) constitutes any one of LED or LD, which is capable of generating light by means of an electron-hole combination.

9. A method for fabricating a GaN device, the method comprising the steps of:

(a) providing a substrate within a reaction furnace;

10 (b) setting a temperature range of the substrate to be 200°C ~ 1,300°C;

(c) supplying a Ga metallic source on the substrate;

(d) changing the supplied Ga metallic source on the substrate, to Ga metal islands;

15 (e) supplying a nitrogenous source to the Ga metal islands after suspending supply of the Ga metallic source;

(f) forming GaN islands by reacting the Ga metal islands with the nitrogenous source;

(g) growing a u-GaN epitaxial layer on the GaN islands by
20 using the GaN islands as a seed; and

(h) growing a GaN device layer including an n-GaN layer, GaN active layer and a p-GaN layer onto the u-GaN layer.

10. A method for fabricating a GaN device, the method comprising the steps of:

25 providing a substrate;

changing a temperature range of the substrate to be 200°C ~ 1,300°C;

depositing a Ga metallic layer on the substrate;

changing a temperature range of the substrate, on which the Ga
5 metallic layer has been deposited, to be 200°C ~ 1,300°C, while
supplying at least any one gas of either H₂ or N₂;

nitrifying a surface of the substrate, on which the Ga metallic
layer has been deposited, by supplying nitrogenous gas to the same; and

growing a GaN device on the nitrified substrate.

10 11. The method of claim 9 or 10, wherein the GaN device is any
one of LED or LD.

12. The method of claim 9 or 10, wherein the GaN active layer
further comprises any one of Al or In as a compound.

1/7

FIG. 1





FIG. 2




2/7

FIG. 3



FIG. 4



3/7

FIG. 5





FIG. 6



4/7

FIG. 7





FIG. 8



5/7

FIG. 9





FIG. 10



6/7

FIG. 11





FIG. 12



7/7

FIG. 13





FIG. 14



INTERNATIONAL SEARCH REPORT

International application No.

PCT/KR2005/001131

A. CLASSIFICATION OF SUBJECT MATTER**IPC7 H01L 33/00**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean Patents and applications for inventions since 1975

Korean Utility models and applications for Utility models since 1975

Japanese Utility models and application for Utility models since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

e-KIPASS: "Ga", "GaN", "island", "droplet"

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X A	US 2002/0005566 A1 (EICKE R. WEBER et. al.) 17 JANUARY 2002 see the abstract, paragraph [0031], claims 1-19	10-12 1-9
A	US 6033972 A (ELECTRONICS & TELECOMMUNICATIONS RESEARCH INSTITUTE) 7 MARCH 2000 see the abstract, figure 1, claims 1-10	1-12
A	JP 05-63305 A (HIKARI GIJUTSU KENKYU KAIHATSU KK, NIPPON SHEET GLASS CO. LTD.) 12 MARCH 1993 see the abstract, figures 1 and 3, claim 1	1-12
A	US 2002/0056840 A1 (UNITED EPITAXY COMPANY LTD.) 16 MAY 2002 see the abstract, figures 1-6, paragraphs [0005] - [0020], claims 1-21	1-12
A	JP 2002-368267 A (NGK INSULATORS LTD.) 20 DECEMBER 2002 see the abstract, claim 1, figures 1-4	1-12



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

01 AUGUST 2005 (01.08.2005)

Date of mailing of the international search report

01 AUGUST 2005 (01.08.2005)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
920 Dunsan-dong, Seo-gu, Daejeon 302-701,
Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

KIM, Dong Yup

Telephone No. 82-42-481-5749



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/KR2005/001131

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2002/0005566 A1	17.01.2002	US 6563144 B	13.05.2003
US 6033972 A	07.03.2000	KR 1999-42070 A KR 249774 B	15.06.1999 15.03.2000
JP 05-63305 A	12.03.1993	NONE	
US 2002/0056840 A1	16.05.2002	JP 2002170991 A TW 486829 B TW 486829 A US 6462357 BA	14.06.2002 11.05.2002 11.05.2002 08.10.2002
JP 2002-368267 A	20.12.2002	EP 1211737 A2 JP 2004356656 A2 US 6573535 BB US 20020105004 A1	05.06.2002 16.12.2004 03.06.2003 08.08.2002