EUROPEAN PATENT SPECIFICATION

(21) Application number: 93924210.3

(22) Date of filing: 30.10.1993

(43) Date of publication of application: 07.06.1995 Bulletin 1995/23

(30) Priority: 24.06.1993 US 80725

(72) Inventor: HARFORD, Jack, Rudolph
Flemington, NJ 08822 (US)

(73) Proprietor:
SAMSUNG ELECTRONICS CO., LTD.
Suwon-City, Kyungki-do (KR)

(74) Representative:
Grünecker, Kinkeldey,
Stockmair & Schwanhäusser
Anwaltssozietät
Maximilianstrasse 58
80538 München (DE)

(84) Designated Contracting States:
DE FR GB NL

(56) References cited:
DE-A- 2 931 597
US-A- 4 032 973
US-A- 4 185 211
US-A- 4 366 443

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention.)
Description

[0001] The invention relates to intermediate-frequency (IF) amplification and, more particularly, to intermediate-frequency amplifier and second detector combinations as constructed in monolithic-integrated-circuit form.

[0002] Television receivers commonly use a type of monolithic integrated-circuit, or IC, which is constructed using bipolar transistors; is designed to follow a surface-acoustical-wave (SAW) or other lumped "block" intermediate-frequency amplifier filter; and comprises a cascade connection of three emitter-coupled differential amplifiers, each exhibiting up to about twentyfold voltage gain, followed by a second detector. Untuned, direct interstage coupling is provided by common-collector amplifier (or emitter-follower) transistors. Provision is commonly made for automatically controlling the voltage gain of the emitter-coupled differential amplifiers. The second detector may be an envelope detector, but in recent years is more often a synchronous detector or a quasi-synchronous detector of the exalted-carrier type. In double-conversion receivers or in an IF amplifier dedicated to generating intercarrier sound, the second detector may be a second mixer for converting a first intermediate frequency to a second intermediate frequency.


[0004] Commonly, second detectors are designed to be driven with balanced signals from the IF amplifier chain. Then, the desideratum is for reasonably good matching, at least to within 20 millivolts or so, of the direct bias potentials on which the balanced signals supplied to the second detector are superposed. In previous designs respective low-pass filters, each filter using an off-chip capacitor, extract the direct bias potentials on which these balanced signals supplied to the second detector are superposed. In previous designs respective low-pass filters, each filter using an off-chip capacitor, extract the direct bias potentials on which these balanced signals supplied to the second detector are superposed. The responses of these low-pass filters are then differentially combined to develop an error signal fed back to the input of the IF amplifier chain, thereby to complete a direct-coupled (d-c) feedback loop for degenerating the error signal. This approach has been found to be disadvantageous. Bringing the fully amplified IF signals off-chip, even to bypass capacitors, increases the risk of undesirable regeneration in the IF amplifier chain. The high voltage gain of the full IF chain under weak-signal conditions and the changes in phase margin that may occur in different portions of the AGC range cause problems of d-c feedback loop stabilization. The reliability of interfaces between the IC and its external environment tends to be lower than the reliability of the electronic circuitry interfaced between. The number of pins required on the IC package affects its cost, and additional pins are often needed for the off-chip capacitors used in the lowpass filters. The off-chip capacitors have to be separately inventoried from the IC during television receiver production.

[0005] US-A-4366443 discloses a television IF amplifier comprising a second detector of a type receiving balance input signal voltages superposed on respective direct bias potentials; a direct-coupled cascade connection of amplifier stages for amplifying a response from a frequency selective filter, thereby to supply to said second detector said balanced input signal voltages superposed on respective direct bias potential; first, second and third emitter-coupled transistor differential amplifiers included in order of their ordinal numbering in said direct-coupled cascade connection of amplifier stages, each having a respective pair of input terminals and having a respective pair of output terminals, the response of said frequency-selective filter being applied between the input terminals of said first emitter-coupled transistor differential amplifier; automatic gain control circuitry for controlling the respective voltage gains of said first and second emitter coupled transistor differential amplifiers: differential low pass filtering of the balanced input signal voltages superposed on respective direct bias potentials supplied from respective ones of the pair of output terminals of said third emitter-coupled transistor differential amplifier, for generating balanced direct current feedback signals; and means for combining said balanced direct-current feedback signals with input signals from the respective pair of input terminals of said first emitter-coupled transistor differential amplifier, in this prior art amplifier variable DC gain control currents are applied to the variable impedance devices to vary their impedance. When coupled as collector loads, gain control is achieved by varying the low lines of the amplifiers. When coupled as emitter impedance, gain control is achieved through variable emitter degeneration. These two techniques of gain control are employed in respective different amplifying stages, which reduces the maximum amount of gain control current required at any particular point in the gain control process, thereby reducing the power consumption of the system.

[0006] Such a prior art IF amplifier system is improved in accordance with the invention as claimed in claim 1.

[0007] Further developments of the invention are claimed in subclaims 2 to 8.

[0008] The invention is embodied in a surface-acoustical-wave (SAW) or other lumped intermediate-frequency amplifier filter followed by an IF amplifier chain and a second detector constructed with the confines of a monolithic integrated circuit. The IF amplifier chain
includes three emitter-coupled differential amplifiers, each exhibiting up to about twentyfold voltage gain, cascaded one after the other. Provision is made for automatically controlling the voltage gain of the first two emitter-coupled differential amplifiers. Common-collector amplifiers are used to buffer the application of the balanced output signals from each of the emitter-coupled differential amplifiers to the succeeding emitter-coupled differential amplifier or second detector. Balanced current responses to the direct bias potentials on which the balanced signals supplied to the second detector are respectively superposed.

FIGURE 1 is a schematic diagram of a gain-controlled amplifier stage that is particularly well-suited for use as the first stage of a plural-stage IF amplifier and is also disclosed in the above-mentioned US-A-5305109.

FIGURE 2 is a schematic diagram of a gain-controlled amplifier stage that is particularly well-suited for use as the second stage of a plural-stage IF amplifier and is also disclosed in the above-mentioned US-patent.

FIGURE 3 is a schematic diagram of a cascade connection of the gain-controlled amplifier stages of FIGURES 1 and 2, which is also disclosed in the above-mentioned patent.

FIGURE 4 is a schematic diagram of another gain-controlled amplifier stage that is particularly well-suited for use as the input stage of a plural-stage IF amplifier and is also disclosed in the above-mentioned US-patent.

FIGURE 5 is a schematic diagram of a cascade connection of the gain-controlled amplifier stages of FIGURES 4 and 2, which is disclosed in the above-mentioned US-patent.

FIGURE 6 is a schematic diagram of a third amplifier stage for further cascade connection after the FIGURE 3 or 5 cascade connection of gain-controlled amplifier stages, thereby completing a three-stage IF amplifier; a second detector for accepting balanced amplified IF signals superposed on respective direct bias potentials that ideally are equal to each other; and an on-chip filter for developing a balanced error current signal differentially responsive to those respective direct bias potentials, which balanced error current signal is fed back to the balanced input of the second gain-controlled amplifier stage per FIGURE 2 in the FIGURE 3 or 5 cascade connection of gain-controlled amplifier stages, in accordance with the invention.

FIGURE 7 is a schematic diagram of a modification that can be made to the FIGURE 1 gain-controlled amplifier stage, which is also disclosed in the above-mentioned US-patent.

FIGURE 8 is a schematic diagram of a modification that can be made to the FIGURE 4 gain-controlled amplifier stage, which is also disclosed in the above-mentioned US-patent.

FIGURE 9 is a block schematic diagram of those portions of a television receiver or video tape recorder used for recovering audio-signal, video-signal and synchronizing-signal portions of a transmitted television signal, which television receiver uses intermediate-frequency amplifiers of the type shown in FIGURES 3 and 6 or in FIGURES 5 and 6.

Detailed Description

[0009] Within this specification the term “RF signal” shall be used in reference to signals at points in a television receiver before the down-conversion, or first detection; and the term “IF signal” shall be used in reference to signals at points in a television receiver after the down-conversion, or first detection, and before video detection, or second detection. In television receivers a down-conversion is carried out by heterodyning the incoming radio-frequency (RF) signals of different transmission channels with the oscillations of a tunable-frequency oscillator, thereby to generate lower-frequency radio-frequency signals within an intermediate-frequency (IF) band which is selected and amplified in an intermediate-frequency (IF) amplifier. An intermediate-frequency amplifier for the video portion of a television signal is commonly termed the “PIX IF amplifier”. An intermediate-frequency amplifier for the sound portion of a television signal may be completely separate from the PIX IF amplifier. Or, alternatively, a portion of the intermediate-frequency amplification for the sound portion of a television signal may be done by the PIX IF amplifier, as is the case in most TV sets of the inter sound type. A PIX IF amplifier is typically required to handle signals ranging from about 50 microvolts to about 100 millivolts RMS. This represents a dynamic range of about 66 dB.

[0010] In providing an automatic gain control (AGC) function, it is desirable that certain operating conditions
be met for each amplifier stage or device. Thus, the input signal level should exceed the internal noise by a predetermined factor, and the input signal level should not overload the device and thereby cause signal distortion and a bias shift. Furthermore, the AGC control signal should not itself cause undesirable bias shifts and thereby cause devices to be shifted from their intended operating points. E.g., the operating points for amplifiers and mixers are chosen to provide for low distortion in their output signals, and the operating points for mixers and detectors are chosen to provide for relatively high second-order responses.

At relatively strong signal levels in the order of 1 millivolt or more, it is particularly important that the gain be controlled in a manner that takes into account the so-called "noise/overload window". If, on the one hand, the gain of an earlier stage of a multiple-stage amplifier is reduced too little, overload with distortion undesirably may occur in a later stage. If, on the other hand, if the gain in an earlier stage is too low, thermal noise may become noticeable. It is desirable that a substantially noise-free and undistorted picture be achievable for an input signal level corresponding to 10 millivolts or so, measured at typical impedance levels. If an amplifier exhibits an inadequate noise/overload window, it may contribute noise or overload distortion at signal levels where a low distortion, relatively noise-free picture should be possible.

The development of integrated-circuit (IC) gain blocks led to the use block filtering. Recent practice has been to implement the IF filtering and gain functions in TV receivers as a gain-block IC amplifier without inter-stage tuning, which gain-block IC is cascaded after a block filter. A surface-acoustic-wave (SAW), filter can provide the entire passband shape and adjacent channel attenuation required by a television receiver. Additional information on SAW filters and on block filtering and amplification may be found, for example, in Chapter 13 of the book TELEVISION ENGINEERING HANDBOOK; K. Blair Benson, Editor in Chief; McGraw-Hill Book Company, New York; 1986.

While the advent of block filtering and amplification has been generally desirable in the TV receiver art, it aggravates the problem of the noise/overload window for a number of reasons. The typical SAW filter commercially available for use as a lumped filter at the input of an IF amplifier, exhibits high insertion loss and high impedance, thereby acting as a relatively high level noise source impedance. The noise margin side of the noise/overload window is accordingly reduced. Furthermore, noise signals falling within +/- 4.5 MHz of the picture carrier will be demodulated as noise that is "folded" into the 0 - 4.5 MHz video band. This arises as follows. The IF signal lies within the band of 41.25 - 45.75 MHz. With the use of lumped or block filtering at the input of an IF amplifier, the sideband noise of IF stages following the filter is not suppressed as was the case when filtering was distributed stage by stage. This is because the noise within the band of +/- 4.5 MHz centered about the (IF) picture carrier frequency of 45.75 MHz is not filtered by the lumped filter ahead of the amplifier.

Another effect which tends to aggravate the noise/overload window problem in the block filtering and amplification procedure is that the typical bipolar IC amplifier utilized exhibits a transfer characteristic having a fixed overload voltage level, which restricts the overload side of the noise/overload window. Furthermore, typical modern small geometry bipolar transistors tend to exhibit a high base access resistance (rb) and hence tend to have a worse noise figure than larger, optimized devices having low rb; this aggravates the problem. The noise/overload window can be extended on the overload side by utilizing transistors of different design and, on the noise side by transforming the SAW filter output impedance to a lower value, thereby reducing its contribution as a noise source. However, impedance matching arrangements such as transformers or other matching circuits are costly, bulky, and raise the gain requirements on a system that already has high gain.

The problem of the noise/overload window is further complicated by the fact that each of certain prior-art gain-controlled IF amplifiers exhibits a shift of its output bias voltage as a function of gain control. Generally, this results in a change of bias voltage on the demodulator, which is typically direct-coupled to the IF amplifier. As was mentioned above with regard to operating points, such change is undesirable. As a result of the shifting bias conditions, adequate bias voltage must be provided to accommodate the changes, thereby complicating the demodulator design and necessitating a higher supply voltage than is otherwise required for low distortion.

A basic amplifier stage that is often used in IF amplifiers is the long-tailed pair or emitter-coupled differential amplifier, which includes two transistors with a "tail" connection between their emitter electrodes to which a constant current generator connects. The constant current generator may be provided by a high-resistance resistor between the tail connection and a remote direct potential; but in ICs, where there is a desire to use smaller operating potentials in order to keep dissipation within acceptable bounds, the constant current generator is generally provided by the principal conduction path of another transistor biased for constant current operation. While the long-tailed pair is oftentimes referred to as an emitter-coupled "differential" amplifier, in fact, it is often operated with a single-ended input circuit, a single-ended output circuit, or both. Gain control may be effected by the straight-forward reduction of the operating or tail current of an emitter-coupled differential amplifier, thereby reducing @ its mutual conduction in a known manner. However, there are drawbacks to the simple application of this approach. First, the noise source resistance is increased as gain decreases, thereby negating to an extent the improved signal-to-noise ratio associated
with a larger signal and second, the power handing capability is reduced when it is most needed to handle a larger signal.

Prior-art untuned amplifiers, constructed in IC form and used after block filtering for television-receiver IF amplification in commercially successful TV receiver designs, have used three successive gain-controlled stages in order to meet the dynamic range requirements of about 66 dB for such service. These designs have used reverse AGC, in which the transconductances of the amplifier transistors are reduced in order to effect gain reduction. The voltage gain of an undegenerated common-emitter transistor amplifier is $g_m R_L$, where $g_m$ is the transconductance of the transistor and $R_L$ is the resistance of the collector load used with the transistor. The reduction of the transconductances of the amplifier transistors raises the resistances of the noise sources presented to their collector electrodes, increasing thermal noise generated by the transistors and thus making it necessary to use three successive gain-controlled stages in order to keep the overall noise figure for the PIX IF amplifier chain low enough to meet commercial requirements. An alternative approach for reducing the gains of cascaded amplifier stages is to reduce the collector resistances used with the transistors, the well-known forward AGC being an example of this approach. If the transconductances of the transistors are not reduced, there is no attendant increase in thermal noise generated by the transistors, and reducing the collector resistances used with the transistors reduces the voltages associated with the currents generated by their thermal noise.

US-A-S 305 109 describes arrangements to reduce the collector resistances used with emitter-coupled differential-amplifier transistors by shunting those collector resistances with devices having electrically controlled conductances. Each of the gain-controlled IF amplifiers exhibits very little shift of its output bias voltage as a function of gain control. Three-stage IF amplifiers using these gain-controlled IF amplifiers in their first and second voltage-gain stages are suitable for use with direct-coupled DC feedback loops that reduce the difference between the direct bias potentials on which the balanced IF output signals are superposed, doing so in accordance with the principles of the invention herein described and claimed. Since these gain-controlled IF amplifiers exhibit very little shift of their output bias voltages as a function of gain control, the direct-coupled DC feedback loops that reduce the difference between the direct bias potentials on which the balanced IF output signals are superposed can be different-modal in nature and need not correct the common-mode values of these direct bias potentials.

Since the third voltage-gain stage has a fixed voltage gain of twentyfold or so, even when the gain of the second voltage-gain stage is reduced by AGC, sufficient differential-mode feedback loop gain is available to suppress adequately the difference between the direct bias potentials on which the balanced IF output signals are superposed, even though the differential-mode feedback loop does not include the first gain-controlled IF amplifier therewithin. As the gain of the second voltage-gain stage is reduced by AGC before the gain of the first voltage-gain stage is reduced by delayed AGC, there is a reduction in similar degree of the difference between the direct bias potentials on which the balanced IF output signals are superposed, insofar as that difference is attributable to imbalance in the first gain-controlled IF amplifier. Furthermore, the difference between the direct bias potentials on which the balanced IF output signals are superposed that is attributable to imbalance in the second gain-controlled IF amplifier is likely to be reduced as well.

As the gain of the first voltage-gain stage is reduced by delayed AGC, the difference between the direct bias potentials on which the balanced IF output signals are superposed that is attributable to imbalance in the first gain-controlled IF amplifier is likely to be further reduced. So, modest further reduction of the gain in the second gain-controlled IF amplifier during the application of delayed AGC to the first gain-controlled IF amplifier can be tolerated, insofar as keeping the difference between the direct bias potentials on which the balanced IF output signals are superposed within acceptable limit.

Including, within their respective differential-mode feedback loops for correcting direct potential imbalances in their amplified IF signals, only the second gain-controlled IF amplifiers of each of the IF amplifier chains AGC’d in parallel tends to facilitate tracking of the respective gains of these IF amplifier chains. There is no AGC delay break in the gain control characteristic of the amplifiers within either of the feedback loops, to have to take into account in determining loop behavior. Referring to FIGURE 1, Q1 is a bipolar transistor, having a base electrode for controlling conduction through a principal conduction path between emitter and collector electrodes, as is also the case with other bipolar transistors to be hereinafter referred to in the description. An NPN transistor Q1 has its base and collector electrodes conductively joined so as to operate in a diode-connected mode. The emitter electrode of Q1 connects to a source of a reference potential, here shown as ground. A reference current is supplied to the joined base and collector electrodes via a resistance R1 having one end thereof connected to those joined electrodes and having another end thereof connected to receive a automatic-gain-control (AGC) signal potential applied at a terminal T1. FIGURE 1 shows the AGC signal potential originating from a generator GC1 being applied at a terminal T1.

NPN transistors Q2 and Q3 have their respective emitter electrodes connected to the same reference potential as the emitter electrode of Q1 and their base electrodes connected to the base electrode of Q1, so as to form a current mirror arrangement with respect to the
reference current supplied via R1. The emitter electrodes of NPN transistors Q4 and Q5 are each connected to one end of respective resistances R5 and R6 whose other ends are connected together and are connected to a point at ground reference potential via a resistance R7, so that transistors Q4 and Q5 form a differential pair, with resistance R7 supplying operating current or tail current to the differential pair.

[0024] The base electrodes of NPN transistors Q6 and Q7 are connected to respective signal input terminals T5 and T6 for receiving a differential input signal and accompanying direct bias potential thereat. Figure 1 shows a battery B1 with its negative terminal connected to a point of ground reference potential supplying a positive direct bias potential V at its positive terminal against which are referred balanced input signals supplied by generators S1 and S2 to the base electrodes of Q6 and Q7. Transistors Q6 and Q7 are connected as common-collector amplifiers to provide voltage followers of the emitter-follower type. Their respective emitter electrodes connect to respective ones of the base electrodes of Q4 and Q5 and to one end of respective resistances R2 and R3. The other ends of R2 and R3 are connected together and to one end of a resistance R4 whose other end is connected to ground. Transistors Q6 and Q7 have their collector electrodes connected to receive a positive operating potential VB2 applied to a supply terminal T2, shown in FIGURE 1 as being supplied from the positive terminal of a battery B2 having its negative terminal connected to a point at reference ground potential.

[0025] The collector electrodes of Q4 and Q5 are connected to supply terminal T2 via respective collector load resistances R8 and R9. The collector electrode of Q4 is further connected to the base electrode of an NPN transistor Q8, the collector electrode of which connects to T2. The emitter electrode of Q8 is connected to an output terminal T3, and a current source IS1 drains current therefrom to a point of ground reference potential. The collector electrode of transistor Q5 is further connected to the base electrode of an NPN transistor Q9, the collector electrode of which connects to T2. The emitter electrode of Q9 is connected to an output terminal T4, and a current source IS2 drains current therefrom to a point of ground reference potential. Q8 and Q9 function as voltage followers of emitter-follower type for the balanced output voltages developed by the FIGURE 1 controlled-gain amplifier.

[0026] The collector electrode of transistor Q4 is further connected to the joined collector and base electrodes of an NPN transistor Q10 and to the emitter electrode of an NPN transistor Q11. The collector electrode of transistor Q5 is further connected to the joined collector and base electrodes of an NPN transistor Q12 and to the emitter electrode of an NPN transistor Q13. The joined emitter electrodes of transistors Q10 and Q12 are connected to the collector electrode of transistor Q3 via a resistance R12. The joined collector and base electrodes of transistors Q11 and Q13 are connected to the collector electrode of a PNP transistor Q14, the emitter electrode of which is connected to supply terminal T2 via a resistance R13. The base electrode of transistor Q14 is connected to the collector electrode of Q2 and is further connected via a resistance R14 to the base and collector electrodes of a PNP transistor Q15. The emitter electrode of diode-connected transistor Q15 is connected to supply terminal T2.

[0027] In operation, diode-connected transistors Q10, Q11, Q12, and Q13, in conjunction with resistors R8 and R9, form a variable load for the collector electrodes of the emitter-coupled differential amplifier transistors Q4 and Q5. The output signal is buffered by Q8 and Q9 operating as voltage followers of the emitter-follower type. The DC through diode-connected transistors Q10, Q11, Q12, and Q13 is determined by the current mirror output current in the collector electrode of Q3 and in the equal collector current of Q2, as thereafter mirrored by the current mirror formed by PNP transistors Q14 and Q15. When these currents are zero, any current when the current in resistance R1 is zero, diode-connected transistors Q10, Q11, Q12, and Q13 present high impedances. Consequently, the amplifier gain as determined by the gain of the differential pair amplifier is at a maximum, being defined by the collector resistors.

[0028] When current is applied to diode-connected transistors Q10, Q11, Q12, and Q13, responsive to increasing the positive potential at terminal T1, their impedance becomes relatively low and the gain of the emitter-coupled differential amplifier comprising Q4 and Q5 is reduced. The collector electrodes of transistors Q3 and Q14 source and sink closely equal currents so that the same current enters as leaves the network comprising diode-connected transistors Q10, Q11, Q12, and Q13. Under this condition, no current is added to or removed from the collector electrode nodes of Q4 and Q5. Thus, if diode-connected transistors Q10, Q11, Q12, and Q13, and the transistors supplying current to them are well matched, there will be no disturbance of the DC conditions of operation of the amplifier as the gain is changed. Such matching is readily accomplished on a monolithic IC. Furthermore, the network comprising diode-connected transistors Q10, Q11, Q12, and Q13 is in the form of a bridge, so that the nodes where currents are supplied to the network are at AC ground, forming a “virtual ground” for RF currents. One result of this is that the PNP transistor Q14 carries only DC and its collector capacitance does not affect the frequency response of the amplifier. Another effect is that there is no signal return to ground through the diode-connected transistors Q10, Q11, Q12, and Q13.

[0029] It is also noted that the gain control variable elements are in the collector circuit of the differential pair amplifier, thereby allowing design freedom in biasing the emitter circuit for large signal handling capability and so extending the overload characteristic. Further-
more, the power required to effect gain control is limited.

[0030] In the FIGURE 1 amplifier stage the collector loads of the emitter-coupled differential amplifier are just the resistive loads at maximum gain, since the diodes used to shunt them are nonconducting under this condition. The use of resistances as collector loads is advantageous in that: the maximum voltage gain of each stage can be predicted, despite the construction of the gain-controlled amplifier in an IC, and this permits gain-controlled amplifier stages to be mass-produced in IC form without the need for individual adjustment of each amplifier stage in regard to maximum voltage gain. The maximum voltage gain of each amplifier stage is the product of the transconductance (gm) of an emitter-coupled differential-amplifier transistor times the resistance (RL) of its collector load. The gm of the transistor is determined by its emitter current flow, which current flow is made proportional to a applied bias voltage VBIAS (less, typically, a semiconductor junction offset voltage VBE) applied across a resistive element with resistance RBIAS included on the IC with the resistive loads and arranged to be of the same type as the resistive loads. That is, the emitter current flow of the emitter-coupled differential-amplifier transistor is made to track a bias current IBIAS = (VBIAS - VBE)/RBIAS, so its maximum voltage gain, gmRL, is proportional to [(VBIAS - VBE)/RBIAS]RL = (VBIAS - VBE)(RL/RBIAS). Since (RL/RBIAS) is the ratio of on-chip resistive elements, the value of this ratio is very well defined and can be accurately predicted. The few millivolt variation of VBE with temperature is usually negligible compared to (VBIAS - VBE), a voltage which depends on the bias voltage VBIAS applied from off-chip and can be arranged to have a well-predicted value. The value of RL is normally chosen to provide a maximum voltage gain of about ten times or so for a controlled-gain amplifier stage.

[0031] The first stage of a PIX IF amplifier has to accommodate the full dynamic range of differential IF input potential signal to the amplifier, the amplitude of the IF signal supplied to the later stage(s) of the PIX IF amplifier being subject to a lesser dynamic range of input signal level owing to the gain control afforded by the first stage. The first stage of a PIX IF amplifier has to have the capability of avoiding overload on the peaks of the largest differential IF input signals received during strong-signal reception, when the gain control of the preceding RF amplifier runs out of range. The FIGURE 1 gain-controlled amplifier is fitted for use as the first stage of a PIX IF amplifier, with the differential amplifier transistors Q4 and Q5 being emitter-coupled with substantial differential-mode resistance between their emitter electrodes. The linear differential-mode resistance provided by the resistors R5 and R6 permits the differential IF input signal potential between their base electrodes to reach as high about 100 millivolts RMS without either transistor being cut off on signal peaks. The differential-mode resistance between the emitter electrodes of transistors Q4 and Q5 can be provided in other known ways — e.g., by the resistance of the resistor R61 in the FIGURE 8 pi network replacement for the FIGURE 1 tee network connection of resistors R5, R6 and R7; by the resistance of a transistor corresponding to resistor R61 in another pi network that is a modification of the FIGURE 8 pi network, in which other pi network transistors biased for constant-current-source operation replace the resistors R62 and R63; and by the combined resistances of the resistors R5 and R6 in a modification of the FIGURE 1 tee network connection of resistors R5, R6 and R7 in which a transistor biased for constant-current-source operation replaces the resistor R7.

[0032] In the FIGURE 2 gain-controlled amplifier, a transistor Q21 is of NPN conductivity type and has its base and collector electrodes conductively joined so as to operate in a diode-connected mode. The emitter electrode of Q21 is connected via a resistance R21 to a source of a reference potential, here shown as ground. A reference current is supplied to the joined base and collector electrodes via a resistance R22 having one end thereof connected thereto and another end thereof connected to receive a positive direct bias potential VB3 applied to a terminal T21. FIGURE 2 shows VB3 as being supplied from a battery B3.

[0033] An NPN transistor Q22 has its emitter electrode connected to ground via a resistance R23 and its base electrode connected to the base electrode of transistor Q21, so as to form a current mirror arrangement with respect to the reference current supplied via R22. NPN transistors Q23 and Q24 form a differential amplifier pair, having their respective emitter electrodes connected to the collector electrode of transistor Q22. The base electrode of transistor Q23 is connected to a terminal T22 for receiving a gain control signal thereat, herein represented as being supplied by a source GC2, and the base electrode of transistor Q24 is connected to a terminal T23 for receiving a positive direct bias potential VB4 thereat, herein represented as being supplied by a battery B4.

[0034] NPN transistors Q25 and Q26 form a differential amplifier pair wherein their emitter electrodes are connected to the collector electrode of transistor Q24. Their base electrodes are connected to respective input terminals T25 and T26 for receiving a balanced input signal referred to a direct bias potential. Figure 2 shows a battery B5 with its negative terminal connected to a point of ground reference potential supplying a direct bias potential VB5 at its positive terminal against which are referred balanced input signals supplied by generators S3 and S4 to the terminals T25 and T26. The collector electrodes of transistors Q25 and Q26 are connected via respective resistances R24 and R25 to a supply terminal T27 for receiving a positive operating potential VB2, shown as being supplied from the battery B2. The collector electrode of transistor Q25 is further connected to the joined collector and base electrodes of...
an NPN transistor Q27 and the collector electrode of transistor Q26 is further connected to the joined collector and base electrodes of an NPN transistor Q28. The joined emitter electrodes of Q27 and Q28 are connected to the collector electrode of transistor Q23 and are further connected to terminal T27 by a resistance R26. NPN transistors Q29 and Q30 are arranged as voltage followers of the emitter-follower type, which serve as output buffer stages. The base electrodes of Q29 and Q30 connect to the collector electrodes of Q26 and Q25, respectively, and the collector electrodes of Q29 and Q30 connect to supply terminal T27. The emitter electrode of transistor Q29 is connected to an output signal terminal T28 and to one end of a resistance R27 the other end of which is connected to ground. The emitter electrode of transistor Q30 is connected to an output signal terminal T29 and to one end of a resistance R28 the other end of which is connected to ground.

In operation, current from the current mirror output at the collector electrode of transistor Q22 is steered by the transistor pair Q23 and Q24, between providing tail current for the differential amplifier transistors Q25 and Q26 on the one hand, and providing bias current for diode-connected transistors Q27 and Q28, on the other hand. When the diode-connected transistors Q27 and Q28 carry no current, the gain is at its maximum value, being determined by maximum tail current and by the collector load resistances R24 and R25. When the AGC potential GC2 is made positive enough to bias transistor Q23 into conduction, the diode-connected transistors Q27 and Q28 are biased into conduction to shunt the collector resistances R24 and R25 of the transistors Q25 and Q26 to reduce their gain. At the same time the conduction of transistor Q23 reduces the current available for flow through Q24 and as tail current for the transistors Q25 and Q26, which reduced tail current operates them at reduced transconductance and thus reduces their gain further. In any event, the DC through each of resistances R24 and R25 is not disturbed by the operation of gain control. However, when more than half of the operating tail current for the differential amplifier pair is steered into the diode-connected transistors Q27 and Q28, noise performance will start to degrade. This is because of the poorer noise figures of the transistors Q25 and Q26 as their internal emitter resistances increase responsive to reduced current conduction by the principal conduction path of transistor Q24. Accordingly, the reduction of stage gain by the shunting of the collector load resistances R24 and R25 by diode-connected transistors Q27 and Q28 is the mechanism for gain reduction principally relied on, rather than reduction of the transconductances of Q25 and Q26 through starvation of their tail current. The normal range of gain control is upward from about 0 dB, then, to 26 dB or so.

The FIGURE 2 gain-controlled amplifier is not particularly well-suited for use as the initial stage of a plural-stage IF amplifier, because it will overload rather quickly on large input signals. Since the FIGURE 2 gain-controlled amplifier relies more on diode shunting of the collector loads of the emitter-coupled transistors Q25 and Q26 than on reduction of their transconductances through starvation of their tail current, this shortcoming can be appreciably overcome by including emitter degeneration resistances for the transistors Q25 and Q26 in their emitter coupling. The modified stage still does not perform quite so well as the first stage of an IF amplifier as does either the FIGURE 2 or FIGURE 4 gain-controlled amplifier, because of the above-noted problem of noise figure being degraded as gain is cut back below 0 dB. In the later stage(s) of an IF amplifier, however, where the dynamic range of input signal to the stage(s) is reduced, the simpler construction of the FIGURE 2 gain-controlled amplifier makes it the favored choice over the FIGURE 1 or FIGURE 4 gain-controlled amplifier.

FIGURE 3 shows a cascade connection of the FIGURE 1 and FIGURE 2 gain-controlled amplifiers. In operation, typically in television IF amplifier service, the two gain control signals at inputs T1 and at T22, respectively, are arranged to cooperate such that, when gain reduction starts to be applied, the gain of the second amplifier is first reduced without reducing the gain of the first amplifier. When the gain of the second amplifier has been reduced by a predetermined amount, subsequent amounts of gain reduction reduce the gain of both first and second amplifiers in a predetermined relationship. Thus, for small amounts of gain reduction, the first amplifier stage continues to operate at its full gain while overall gain reduction is achieved by reducing the gain of the second amplifier. As is known, such a mode of operation, known as delayed gain control, is beneficial to the overall noise performance because the contribution of the second amplifier is thereby kept small for smaller signals where amplifier noise may still be significant. In practice, such a delay is readily achievable by various means not shown here such as, for example, by the introduction of a voltage delay for the signal to the first amplifier.

The FIGURE 1 and FIGURE 2 amplifiers are suited for operation from a single positive operating supply, and FIGURE 3 accordingly shows the supply terminal T27 connecting from the supply terminal T2. In practice the batteries B3 and B4 are replaced by networks within the same IC as the first and second gain-controlled amplifiers, which networks are of known type for deriving bias potentials from an operating supply potential as supplied via the supply terminal T2.

FIGURE 4 shows another gain-controlled amplifier that is well suited for use as the first stage in a television IF amplifier. The FIGURE 4 amplifier includes a transistor Q41 of NPN conductivity type, which has its base and collector electrodes conductively joined so as to operate in a diode-connected mode. The emitter electrode of Q41 is connected via a resistance R41 to a
source of reference potential, shown as ground in FIG- URE 4. A reference current is supplied to the joined base and collector electrodes via a resistance R42 hav- ing one end thereof connected to them and having another end thereof connected to receive a positive operating potential VB3 applied to a terminal T41. FIG- URE 4 shows the battery B3 supplying this potential.

An NPN transistor Q42 has its emitter elec- trode connected to ground via a resistance R43 and its base connected to the base electrode of transistor Q41, so as to form a current mirror arrangement with respect to the reference current supplied by R42. NPN transis- tors Q43 and Q44 form a differential amplifier pair, hav- ing their respective emitter electrodes connected to the collector electrode of transistor Q42 via respective resistances R44 and R45 and their base electrodes connected to respective input terminals T42 and T43 for receiving an input signal therebetween at an appropri- ate direct bias level. FIGURE 4 shows signal sources S1 and S2 applying a balanced input signal to the input terminals T42 and T43, as referred to a positive direct bias potential VB1 provided from the battery B1.

The NPN transistor Q45 and Q46 are con- nected as a current splitter for the collector current of transistor Q43, with each of them having its emitter electrode connected to the collector electrode of tran- sistor Q43. The NPN transistors Q48 and Q49 are con- nected as a current splitter for the collector current of transistor Q44, with each of them having its emitter electrode connected to the collector electrode of trans- sistor Q44. The base electrodes of transistors Q45 and Q48 are connected to receive a positive direct bias potential VB6 applied to a terminal T45. FIGURE 4 rep- resents the source of VB6 by a battery B6. The base electrodes of transistors Q46 and Q49 are connected to a terminal T44 for receiving a gain control voltage thereat, which FIGURE 4 shows as being supplied from a source of control voltage GC4. The collector elec- trodes of transistors Q45 and Q48 are connected via a resistance R46 and a resistance R47, respectively, to a supply terminal T46 to which a positive operating potential VB2 is applied from the battery B2.

An electrically controllable conductance is pro- vided between the ends of the resistances R46 and R47 remote from terminal T46. The joined collector and base electrodes of an NPN transistor Q47 and the collector electrode of transistor Q45 connect to the end of the resistance R46 remote from terminal T46. The joined collector and base electrodes of an NPN transistor Q50 and the collector electrode of transistor Q48 connect to the end of the resistance R47 remote from the supply terminal T46. The joined collector electrode and base electrodes of an NPN transistor Q47 connect to the collector electrode of transistor Q45. The emitter electrodes of transistors Q47 and Q50 and the collector electrodes of transistors Q46 and Q49 are all conduc- tively joined and are connected to the supply terminal T46 via a resistance R48.

The steering of currents to flow entirely through the transistors Q46 and Q49 applies the entire collector currents of transistors Q43 and Q44 including their dif- ferential variations to the load resistances R46 and R47, respectively. The steering of currents of transistors Q43 and Q44 can be steered through transistor Q45 or through transistor Q46 and thence through diode-connected transistor Q47, or partly through each of transistors Q45 and Q46. In symmetrical fashion, the collector output current of differential amplifier transistor Q44 can be steered through transistor Q48 or through transistor Q49 and thence through diode-connected transistor Q50, or partly through each of transistors Q48 and Q49.

The steering of currents to flow entirely through the transistors Q46 and Q49 applies the entire collector currents of transistors Q43 and Q44 including their dif- ferential variations to the node between the diode-con- nected transistors Q47 and Q50, where the differential signal variations cancel each other out at a "virtual ground" for AC. There are no components of Q45 and Q48 collector currents flowing through transistors Q46 and Q49, the differential variations of which can respectively flow to the load resistances R46 and R47 to cause corresponding signal voltages across them. The com- mon-mode DC components of the collector currents of transistors Q43 and Q44 are in combined flow through the diode-connected transistors Q47 and Q50, causing their conductances to become relatively small respec- tively to the load resistances R46 and R47, respectively. The low shunt resistances of the diode-connected transis- tors Q47 and Q50 determine the voltage gain of the FIGURE 4 amplifier as they ratio against resistances R46 and R47, respectively. When the combined collector currents of transistors Q43 and Q44 are steered through diode-connected transistors Q47 and Q50, the gain will be at its minimum level.

The steering of currents to flow entirely through the transistors Q45 and Q46 applies the entire collector currents of the transistors Q43 and Q44 including their differential variations to the load resistances R46 and R47, respectively. The concomitant steering of currents away from the transistors Q46 and Q49 results in no current being steered through the diode-connected transistors Q47 and Q50, so their conductances are accordingly very low and do not shunt the load resist- ances R46 and R47 appreciably. The voltage gain of the FIGURE 4 gain-controlled amplifier, is therefore is at its maximum level.
The steering of the collector currents of the emitter-coupled differential amplifier transistors Q43 and Q44 partially through transistors Q45 and Q46 reduces gain by applying only a fraction of the differential variations of the collector currents to the load resistances R46 and R47, thereby reducing the corresponding signal voltages across them in a degree controlled by the gain control potential GC4. The steering of the collector currents of the emitter-coupled differential amplifier transistors Q43 and Q44 being emitter-coupled with substantial differential-mode resistance between their emitter electrodes in order to avoid overload distortion at expected IF amplifier input signal levels. The linear differential-mode resistance provided by the resistors R44 and R45 permits the differential IF input signal potential between their base electrodes to reach as high as about 100 millivolts RMS without either transistor being cut off on signal peaks. The various emitter-coupling networks described above with regard to the differential-amplifier transistors Q4, Q5 and Q6 can be used with differential-amplifier transistors Q43 and Q44 as well.

FIGURE 5 shows a cascade connection of the FIGURE 4 and FIGURE 2 gain-controlled amplifiers. NPN transistors Q8 and Q9, with current sources IS1 and IS2, forward biasing their emitters form emitter-follower buffer stages for the output of the first amplifier. The input signal is applied at terminals T42 and T43 and the two gain control signals are applied at terminals T44 and T22, respectively. Similar considerations to the FIGURE 3 cascade connection of gain-controlled amplifiers are applicable regarding delayed gain control or delayed automatic gain control.

The steering of the collector currents of the emitter-coupled differential amplifier transistors Q64 and Q65 partially through transistors Q66 and Q67 reduces gain by applying only a fraction of the differential variations of the collector currents to the load resistances R66 and R67. The collector electrodes of transistors Q64 and Q65 connect to respective resistances R64 and R66, either as shown in FIGURE 3, or as shown in FIGURE 5. The steering of the collector currents of the emitter-coupled differential amplifier transistors Q64 and Q65 being emitter-coupled with substantial differential-mode resistance between their emitter electrodes in order to avoid overload distortion at expected IF amplifier input signal levels. The linear differential-mode resistance provided by the resistors R64 and R65 permits the differential IF input signal potential between their base electrodes to reach as high as about 100 millivolts RMS without either transistor being cut off on signal peaks. The various emitter-coupling networks described above with regard to the differential-amplifier transistors Q64 and Q65 can be used with differential-amplifier transistors Q43 and Q44 as well.

FIGURE 5 shows a cascade connection of the FIGURE 4 and FIGURE 2 gain-controlled amplifiers. NPN transistors Q64 and Q65 form a differential amplifier pair, having their respective emitter electrodes connected to the collector electrode of transistor Q62. The gain-controlled, amplified, balanced IF signals at the emitter electrodes of the emitter-follower transistors Q29 and Q30 are applied to the base electrodes of transistors Q64 and Q65. The collector electrodes of transistors Q64 and Q65 are connected via respective resistances R64 and R66 to a supply terminal T21 for receiving a positive operating potential VB2, shown as being supplied from the battery B2. NPN transistors Q66 and Q67 are arranged as voltage followers of the emitter-follower type, which serve as output buffer stages. The base electrodes of Q66 and Q67 connect to the collector electrodes of Q64 and Q65, respectively, and the collector electrodes of Q66 and Q67 connect to supply terminal T27. The emitter electrodes of transistors Q66 and Q67 connect to ends of respective load resistances R67 and R68, the other ends of which connect to ground.

The emitter electrodes of transistors Q66 and Q67 supply balanced IF output signals superposed on direct bias potentials to a second detector DET. The automatic adjustment of these direct bias potentials to eliminate any substantial difference between them is an objective of the invention herein described and claimed. The second detector DET supplies an output signal to the terminal T60 and may, as shown in FIGURE 6, supply another output signal to the terminal T61, which output signals are balanced in nature. The second detector DET is normally included in the same IC as the IF amplifier, because off-chip stray coupling back to the input of
the IF amplifier of the relatively small remnant IF signals from the output of the second detector DET is not, as likely to cause undesirable undamped regeneration as the amplified IF would if brought off-chip. However, in less-preferred embodiments of the invention the second detector DET may not be in the same IC as the IF amplifier.

[0055] The direct bias potentials on which the balanced IF output signals are superposed are automatically adjusted by a differential-mode direct-coupled DC feedback loop. The balanced IF output signals at the collector electrodes of transistors Q64 and Q65 are supplied to a four-terminal lowpass filter LPF, which supplies a balanced response to the base electrodes of common-collector-amplifier NPN transistors Q68 and Q69. The transistors Q68 and Q69 have respective emitter load resistors R69 and R70 connecting from their emitter electrodes to a point at ground potential.

[0056] The balanced response applied to the base electrodes of transistors Q68 and Q69 essentially consists of the direct bias potentials on which the balanced IF output signals are superposed; and transistors Q68 and Q69 function as voltage followers of the emitter-follower type for applying the difference between these direct potentials between the base electrodes of NPN transistors Q70 and Q71. The transistors Q70 and Q71 are connected in emitter-coupled differential amplifier configuration. The interconnection of their emitter electrodes has the collector electrode of the NPN transistor Q63 connected thereto, and transistor Q63 withdraws a collector current from this tail connection that is proportional to the reference current flowing through the resistance R62, owing to the current mirror action of transistors Q61 and Q63. The collector electrodes of the transistors Q70 and Q71 are connected withdraw balanced currents from the emitter electrodes of the previously described emitter-follower transistors Q8 and Q9, respectively, in response to the difference between the direct potentials on which the balanced IF output signals supplied to the second detector DET are superposed. These connections close the direct-coupled, differentialmode DC feedback loop used for eliminating any substantial difference between these direct bias potentials.

[0057] The lowpass filter LPF includes a resistance R71 for connecting the collector electrode of transistor Q64 to the base electrode of transistor Q68, a resistance R72 for connecting the collector electrode of transistor Q65 to the base electrode of transistor Q69, and a floating capacitance C1 connected between the base electrodes of transistors Q68 and Q69. The lowpass filter LPF further includes two similar capacitances C2 and C3 shunting the base electrodes of transistors Q68 and Q69, respectively, to a point or points of ground potential. The capacitances C2 and C3 are relatively small compared to the floating capacitance C1 and suppress common-mode signal at the base electrodes of transistors Q68 and Q69.

[0058] The capacitances C1, C2 and C3 are typically of metal-oxide-semiconductor (MOS) construction. The floating capacitance C1 provides the equivalent filtering action of two shunt-to-ground capacitances, each twice its capacitance size. An MOS floating capacitance C1 takes up only a quarter as much IC die area as two shunt-to-ground capacitances providing equivalent filtering action. The floating capacitance C1 may be constructed from two MOS capacitors of the same size, parallelly connected with the metal plate of each connecting to the polysilicon plate of the other. The equal capacitances of the polysilicon plates to substrate ground appear in respective ones of the capacitances C2 and C3, then, as at least portions of those capacitances.

[0059] Since the feedback loop used for eliminating any substantial difference between the direct bias potentials on which balanced IF signals are superposed is around only two voltage-gain stages with a maximum voltage gain of a hundred-fold to two-hundredfold, rather than around three voltage-gain stages with a maximum voltage gain of a thousand-fold or more, the primary open-loop pole provided by the lowpass filter LPF need not be located as low in frequency in order to assure closed-loop stability. This reduces the required size of the floating capacitance C1. The faster time constant in the feedback loop makes it less prone to "setting up" during impulse noise or start-up conditions. The use of differential-mode currents to the emitter electrodes of emitter-follower transistors Q8 and Q9 provides a non-linear feedback response with reduced gain for large errors. This also tends to prevent erratic behavior by the feedback loop during start-up or impulse noise conditions.

[0060] FIGURE 7 shows a modification that can be made to the FIGURE 1 gain-controlled amplifier, in which modification the tee connection of resistors R5, R6 and R7 is replaced by an equivalent pi connection of resistors R81, R82 and R83. The resistance of R61 equals the sum of the resistances of R5 and R6; the resistance of R82 equals the sum of the resistances of R5 and R7; the resistance of R83 equals the sum of the resistances of R6 and R7.

[0061] FIGURE 8 shows a modification that can be made to the FIGURE 1 gain-controlled amplifier, in which modification the tee connection of resistors R44, R45 and the constant current source formed by transistor Q42 and transistor Q43 is replaced by an equivalent pi connection of resistor R84 and two constant current sources, one formed by transistor Q81 and resistor R85, and the other formed by transistor Q82 and resistor R86. That is, the single-output current mirror comprising elements Q41, R41, Q42 and Q43 is replaced by a dual-output current mirror comprising elements Q41, R41, Q81, R85, Q82 and R86.

[0062] FIGURE 9 shows those portions of a television receiver or video tape recorder used for recovering audio-signal, video-signal and synchronizing-signal por-
tions of a transmitted television signal, which television receiver uses intermediate-frequency amplifiers of the type shown in FIGURE 3 or in FIGURE 5. FIGURE 9 is useful in understanding how delayed automatic gain control can be applied to intermediate-frequency amplifiers of the type shown in FIGURE 3 or in FIGURE 5.

[0063] An intermediate-frequency amplifier used for further amplifying the inter sound signal after its detection is commonly termed a "sound IF amplifier". To avoid confusion, the following description of FIGURE 9 will use the term "video IF amplifier" only to refer to the IF amplifier used to supply input signal to the sound detector generating the inter sound signal and will use the term "PIX IF amplifier" only to refer to the IF amplifier used to supply input signal to the video detector generating a composite video signal. The term "PIX IF amplifier" will be a generic term referring to either a "video IF amplifier" or to a "PIX IF amplifier", but not to a "sound IF amplifier".

[0064] Television signals captured by an antenna 10 are supplied to a radio-frequency amplifier 12. A downconverter 14, which typically includes a mixer and one or more tunable oscillators oscillating at frequencies above those in the television signal bands, responds to the amplified television signals supplied from the radio-frequency amplifier 12 to generate IF signals with sound carrier at 41.25 MHz and picture carrier at 45.75 MHz. The downconverter 14 is sometimes referred to as the "first detector".

[0065] The IF signals from this first detector are supplied to a block filter 16 that separates the sound carrier and its FM sidebands (and the picture carrier as well in inter sound receivers) for application to a cascade connection of a first video IF stage 18, a second video IF stage 20, and a third video IF stage 22. An on-chip low-pass filter 24 responds to differences in the direct bias potentials on which the balanced IF output signals of the third video IF stage 22 are superposed, to supply differential-mode feedback signals to summing elements 26 and 28. The summing elements 26 and 28 combine the differential-mode feedback signals with the balanced output signals from the first video IF stage 18 to generate corrected input signals for the second video IF stage 20.

[0066] The IF signals from the first detector are also supplied to a block filter 30 that separates the vestigial picture carrier and its AM sideband for application to a cascade connection of a first PIX IF stage 32, a second PIX IF stage 34, and a third PIX IF stage 36. An on-chip lowpass filter 38 responds to differences in the direct bias potentials on which the balanced IF output signals of the third PIX IF stage 36 are superposed to supply differential-mode feedback signals to summing elements 40 and 42. The summing elements 40 and 42 combine the differential-mode feedback signals with the balanced output signals from the first PIX IF stage 32 to generate corrected input signals for the second PIX IF stage 34.

[0067] A second converter 44, which can be an excited carrier synchronous detector in a television receiver generating sound-IF signal by the inter method, receives amplified 45 MHz IF signals from the third video IF stage 22 and responds to generate a frequency-modulated 4.5 MHz-IF signal selected by a bandpass filter 46 with a passband centered at 4.5 MHz. The bandpass filter 46 suppresses the image frequencies that would otherwise accompany the frequency-modulated 4.5 MHz sound-IF signal, as applied to a limiter 48. The limiter 48 suppresses unwanted amplitude modulation of the frequency-modulated 4.5 MHz carrier it supplies as sound-IF response to an FM sound discriminator 50, which discriminator detects the frequency-modulation of the 4.5 MHz carrier to generate the audio signal to be supplied to the remainder of the television receiver or video tape recorder. There are other known means for detecting sound-descriptive information contained in the frequency modulation of the sound-IF response, which means include means for suppressing response of said means for detecting sound-descriptive information to variations in the amplitude of the sound-IF response, such as the well-known ratio detector.

[0068] A video IF overload detector 52 responds to the amplified IF signals from the third video IF stage 22 exceeding a level acceptable as input signal to the down converter 44, to provide an auxiliary automatic-gain-control (AGC) signal to the first video IF stage 18, augmenting during abnormal conditions a normal automatic-gain-control (AGC) signal generated responsive to PIX IF signal. Under normal conditions, however, both the video IF and the PIX IF chains are gain controlled responsive solely to the normal automatic-gain-control (AGC) signal generated responsive to PIX IF signal. To facilitate the AGC tracking between the video IF and the PIX IF chains, the video IF amplifiers 18, 20 and 22 are constructed within the confines of the same IC as the PIX IF amplifiers 32, 34 and 36. The down-converter 44, the overload detector 52, a video detector 54, an AGC detector 56 and AGC delay circuits 58 and 60 are advantageously included within the same IC as well.

[0069] The video detector 54, which receives amplified IF signals from the third PIX IF stage 36, detects a composite video signal. The automatic-gain-control (AGC) detector 56 develops an automatic-gain-control (AGC) signal by detecting peaks of the synchronizing pulses included in the composite video signal. If the video detector 54 is an envelope detector, the AGC detector 56 is normally a keyed AGC detector so as to provide the AGC immunity to impulse noise. If the video detector 54 is a synchronous detector, which is the modern trend in TV receiver design, the AGC detector 56 preferably includes filtering of its input signal to suppress response to the 2 MHz or so component of the composite video signal detected by the video detector 54, which component arises from the ringing of the block filter 30 at its midband natural frequency. This fil-
tering of the input signal of the AGC detector 56 should pass frequencies up to about 500 kHz; this is so that equalizing pulses can be peak detected and the very top of the video image is not undesirably increased in brightness respective to the remainder of the video image. The AGC detector 56 in any case includes filtering of its output signal to a noise bandwidth of 400 Hz or so.

[0070] The AGC signal developed by the AGC detector 56 proceeding from the composite video signal detected by the video detector 54 is used to control gain in both the PIX IF and the video IF amplifiers as well as gain in the RF amplifier 12. Developing AGC proceeding from the composite video signal permits precise gain control of the PIX IF amplifiers, which have to amplify AM sidebands linearly. The video IF amplifiers need gain control primarily to avoid overloading the down-converter 44, gross overloading of which is forestalled in any case by the video IF overload detector 52. The linearity with which the FM sidebands of the sound carrier are amplified is not of particular concern. The bandpass filter 46 and the limiter 48 suppress the effects of any gain errors in the video IF amplifier chain and the down-converter 44 as well. So obtaining acceptable AGC tracking of the video IF amplifiers 18 and 20 to the PIX IF amplifiers 32 and 34 is practical to obtain. The AGC signal developed by the AGC detector 56 is applied in parallel, without delay, to the second stages 20 and 34 of the video IF and PIX IF amplifiers. The AGC signal developed by the AGC detector 56 is applied in parallel, with delay, to first stages 18 and 32 of the video IF and PIX IF AMPLIFIERS. Preferably, as shown in FIGURE 9, the first stages 18 and 32 of the video IF and PIX IF amplifiers have delayed AGC applied to them via respective AGC delay circuits 58 and 60, so that only a single AGC line has to be run from the portion of the IC having the PIX IF located therein and the portion of the IC having the video IF located therein.

[0071] The AGC signal developed by the AGC detector 56 is applied to the RF amplifier 12 with still further delay, as provided by tuner gain control delay circuitry 60 usually located on the IF amplifier integrated-circuit chip. Under weak-signal-reception conditions, any reduction of the gain through the RF and IF amplifier chains takes place in the second stages 20 and 34 of the video IF and PIX IF amplifiers. The RF amplifier 12 and the first stages 18 and 32 of the video IF and PIX IF amplifiers operate at full gain to secure best signal-to-noise ratios in the signals supplied to the second stages 20 and 34 of the video IF and PIX IF amplifiers. As second stages 20 and 34 of the video IF and PIX, IF amplifiers reach favorable signal levels with increase in the RF signal level from the antenna 10, the AGC delay circuits 58 and 60 apply delayed AGC to the first stages 18 and 32 of the video IF and PIX IF amplifiers to reduce their gain. Under strong-signal-reception conditions, the tuner gain control delay circuitry 62 applies AGC signal to the RF amplifier 12 to reduce its gain, thereby to avoid overloading the down-converter 14 and the first stages 18 and 32 of the video IF and PIX IF amplifiers.

[0072] A dashed line 70 surrounds elements that, except for large-capacitance shunt bypass capacitors, are normally constructed within a single monolithic integrated circuit (IC). The PIX IF chain is operated with balanced signals throughout, from the input signal applied to the first IF amplifier stage 32 from the PIX IF block filter 30 to the output from the third PIX IF amplifier stage 36 to the video detector 54, and the output signal from the video detector 54 is taken single-ended from the IC, to suppress any self-oscillatory tendencies in the higher-gain portions of the PIX IF gain control range. The video IF chain is operated with single-ended input signal applied to the first IF amplifier stage 18 from the video IF block filter 16, allowing some simplification of that block filter 16, but the rest of the video IF chain is operated with balanced signals, to suppress any self-oscillatory tendencies in the higher-gain portions of the video IF gain control range. The output signal from the down-converter 44 is supplied in balanced form to the bandpass filter 46, to suppress any self-oscillatory tendencies in the higher-gain portions of the video IF gain control range.

[0073] The gain-controlled amplifiers of FIGURES 2 and 4 are readily modified so that gain reduction is effected in increasing degree by an AGC voltage becoming increasingly negative, rather than by an AGC voltage becoming increasingly positive. In FIGURE 2 the terminal T22 rather than the terminal T23 is connected to receive a direct bias potential VB4, and terminal T23 receives the AGC voltage that becomes increasingly negative so that gain reduction is effected in increasing degree. In FIGURE 4 the terminal T44 rather than the terminal T46 is connected to receive a direct bias potential VB6, and terminal T46 receives the AGC voltage that becomes increasingly negative so that gain reduction is effected in increasing degree. The gain-controlled amplifier of FIGURE 1 can also be modified so that gain reduction is effected in increasing degree by an AGC voltage becoming increasingly negative. One way to do this is to replace the current source and sink together comprising elements R 1, Q2, Q3, R13, R14, Q14 and Q15 with: a single-output current mirror for sinking via the resistor R12 the combined emitter currents of Q10 and Q12 an output current scaled to an input current supplied to that current mirror; a dual-output current mirror having an input connection referred in potential to VB2, having a first output connection for supplying the input current of the single-input current mirror, and having a second output connection for providing a current equal to the output current of the single-input current mirror as a source current to the combined base and collector currents of Q11 and Q13; and a resistor connected between terminal T1 and the input connection of the dual-output current mirror to generate an input current to that current mirror directly related to the AGC potential applied to terminal T1.
The present invention is herein disclosed and its principles explained by way of exemplary embodiments, but is not limited just to such embodiments. By way of example, the embodiments herein described utilize NPN amplifying transistors; clearly, PNP transistors can be substituted with appropriate circuit modifications as familiar to persons skilled in the art, or field effect transistors may be used instead of bipolar transistors, again with appropriate circuit modifications as are familiar to persons skilled in the art. Furthermore, other forms of current mirrors can replace the particular forms herein used by way of explanation. It is also contemplated that current steering need not be achieved by conventional differentially coupled pairs, though these have the advantage of simplicity, but it may also be performed by other circuits which can split an input current into two components having a variable ratio.

Claims

1. A monolithic integrated circuit (70) connected with first detector (14) and a frequency-selective filter (16,30) receiving input signals from said first detector, said monolithic integrated circuit comprising:
   a second detector (44,54,DET) of a type receiving balanced input signal voltages superposed on respective direct bias potentials;
   a direct-coupled cascade connection of amplifier stages (18,20,22,32,34,36) for amplifying a response from said frequency-selective filter (16,30), thereby to supply to said second detector (44,54,DET) said balanced input signal voltages superposed on respective direct bias potentials;
   first, second and third emitter-coupled transistor differential amplifiers included in order of their ordinal numbering in said direct-coupled cascade connection of amplifier stages (18,...36), each having a respective pair of output terminals, the response of said frequency-selective filter (16,30) being applied between the input terminals of said first emitter-coupled transistor differential amplifier;
   first and second common-collector-amplifier transistors (Q8,Q9) included in said direct-coupled cascade connection of amplifier stages (18,...36), having respective base electrodes to which respective ones of the pair of output terminals of said third emitter-coupled transistor differential amplifier (Q64,Q65) connect, and having respective emitter electrodes connected to respective ones of the pair of input terminals of said second emitter-coupled transistor differen-
   tial amplifier (Q25,Q26);
   automatic gain control circuitry for controlling the respective voltage gains of said first and second emitter-coupled transistor differential amplifiers (Q10,...Q26);

2. Circuit as set forth in claim 1, wherein said second detector (44,54,DET) is a video detector (54).

3. Circuit as set forth in claim 1, wherein said second detector (44,54,DET) is a downconverter (44) followed by a bandpass filter (46) for selecting a desired downconversion result as a response therefrom and suppressing in said response therefrom an image of said desired result outside the bandpass filter passband.

4. Circuit as set forth in claim 3, further including means (50) for detecting information contained in said desired downconversion result.

5. Circuit as set forth in claim 4, wherein said means (50) for detecting information contained in said desired downconversion result comprises:
   means for detecting the variation in frequency of said desired downconversion result.

6. Circuit as set forth in any one of claims 1 to 5, wherein said differential filter means (24,38,LPF) for the balanced input signal voltages superposed on respective direct bias potentials supplied from respective ones of the pair of output terminals of said third emitter-coupled transistor differential amplifier (Q64,Q65) comprises:
   a fourth emitter-coupled transistor differential amplifier (Q70,Q71) having a respective pair of input terminals, and having a respective pair of output terminals respectively connected to the emitter electrode of said first common-collec-
tor-amplifier transistor (Q8) and to the emitter electrode of said second common-collector-amplifier transistor (Q9), for applying said balanced direct current feedback signals to the emitter electrodes of said first and second common-collector-amplifier transistors (Q8,Q9); a four-terminal lowpass filter (LPF), having a respective pair of input terminals to which respective ones of the pair of output terminals of said third emitter-coupled transistor differential amplifier (Q64,Q65) respectively connect, and having a respective pair of output terminals; and means (R69,Q68,R70,Q69) for applying a difference in potentials at the output terminals of said lowpass filter (LPF) between the input terminals of said fourth emitter-coupled transistor differential amplifier (Q70,Q71).

7. Circuit as set forth in claim 6, wherein said four-terminal lowpass filter (LPF) comprises:

- first and second resistances (R71,R72) of similar value, each having a respective first end to which a respective one of the pair of output terminals of said third emitter-coupled transistor differential amplifier (Q64,Q65) is connected, and each having a respective second end connected to a respective one of the output terminals of said lowpass filter (LPF); and
- a capacitance (C1) having first and second plates respectively connected to respective ones of the output terminals of said lowpass filter.

8. Circuit as set forth in claim 7, wherein said means (R69,...Q69) for applying a difference in potentials at the output terminals of said lowpass filter (LPF) between the input terminals of said fourth emitter-coupled transistor differential amplifier (Q70,Q71) comprises:

- third and fourth common-collector-amplifier transistors (Q68,Q69) having respective base electrodes to which respective ones of the pair of output terminals of said lowpass filter connect (LPF), and having respective emitter electrodes connected to respective ones of the pair of input terminals of said fourth emitter-coupled transistor differential amplifier (Q70,Q71).

Patentansprüche

1. Monolithische, integrierte Schaltung (70), die mit einem ersten Detektor (14) und einem frequenz-selektiven Filter (16, 30), der Eingangssignale von dem ersten Detektor aufnimmt, verbunden ist, wobei die monolithische, integrierte Schaltung aufweist:

- einen zweiten Detektor (44, 54, DET) eines Typs, der ausbalancierte Eingangssignalspannungen aufnimmt, die auf jeweiligen Vorspannungspotentialen überlagert sind;
- eine direkt-gekoppelte Kaskadenverbindung von Verstärkerstufen (18, 20, 22, 32, 34, 36) zum Verstärken eines Ausgangs von dem frequenz-selektiven Filter (16, 30), um dadurch zu dem zweiten Detektor (44, 54, DET) die ausbalancierten Eingangssignalspannungen zuzu führen, die auf jeweiligen Vorspannungspotentialen überlagert sind;
- einen ersten, einen zweiten und einen dritten emitter-gekoppelte Transistor-Differentialverstärker, die in der Reihenfolge deren Ordnungsnummerierung in der direkt-gekoppelten Kaskadenverbindung der Verstärkerstufen (18, ..., 36) einbezogen sind, wobei jeder ein jeweiliges Paar Ausgangsanschlüsse besitzt, wobei der Ausgang des frequenz-selektiven Filters (16, 30) zwischen den Eingangsschleusen des ersten emitter-gekoppelten Transistor-Differentialverstärkers angelegt wird;
- einen ersten und einen zweiten Kollektorverstärker-Transistor (Q8, Q9), die in der direkt-gekoppelten Kaskadenverbindung der Verstärkerstufen (18, ..., 36) einbezogen sind, die jeweilige Basiselektroden besitzen, mit denen sich jeweilige des PAars der Ausgangsanschlüsse des ersten emitter-gekoppelten Transistor-Differentialverstärkers (Q10, Q12, Q45, Q46, Q48, Q49) verbinden, und jeweilige Emitterelektroden besitzen, die mit jeweiligen des PAars der Eingangsschleusen des zweiten emittergekoppelten Transistor-Differentialverstärkers (Q25, Q26) verbunden sind;
- eine automatische Verstärkungsregelschaltung zum Regeln der jeweiligen Spannungsverstärkung des ersten und des Zweiten emittergekoppelten Tranalstor-Differentialverstärkers (Q10, ..., Q26); eine automatische Verstärkungsregelschaltung zum Regeln der jeweiligen Spannungsverstärkung des ersten und des zweiten emittergekoppelten Transistor-Differentialverstärkers (Q10, ..., Q26); und eine differentielle Tiefpäßfiltereinstellung (24, 38, LPF) zum Filtern der ausbalancierten Eingangssignalspannungen, die auf jeweiligen Vorspannungspotentialen überlagert sind, die von jeweiligen des PAars der Ausgangsanschlüsse des dritten emittergekoppelten Transistor-Differentialverstärkers (Q64, Q65).
zugeführt sind, zum Erzeugen ausbalancierter Gleichstrom-Rückkopplungssignale, die an die Emitterelektroden des ersten und des zweiten Kollektorverstärker-Transistors (Q8, Q9) angelegt sind. 5

2. Schaltung nach Anspruch 1, wobei der zweite Detektor (44, 54, DET) ein Videodetektor (54) ist.

3. Schaltung nach Anspruch 1, wobei der zweite Detektor (44, 54, DET) ein Abwärtswandler (44) ist, gefolgt durch einen Bandpaßfilter (46) zum Auswählen eines erwünschten Abwärtskonversionsergebnisses als ein Ausgang davon und zum Unterdrücken in dem Ausgang davon eines Bilds des erwünschten Ergebnisses außerhalb des Bandpaßfilter-Durchlaßbands.

4. Schaltung nach Anspruch 3, die weiterhin eine Einrichtung (50) zum Erfassen von Informationen, die in dem erwünschten Abwärtskonversionsergebnis enthalten sind, umfaßt.

5. Schaltung nach Anspruch 4, wobei die Einrichtung (50) zum Erfassen von Informationen, die in dem erwünschten Abwärtskonversionsergebnis enthalten sind, aufweist:

   eine Einrichtung zum Erfassen der Variation in der Frequenz des erwünschten Abwärtskonversionsergebnisses.

6. Schaltung nach einem der Ansprüche 1 bis 5, wobei die differentielle Filtereinrichtung (24, 38, LPF) für die ausbalancierten Eingangssignalspannungen, die auf jeweiligen Vorspannungspotentialen überlagert sind, die von jeweiligen des Paars Ausgangsanschlüsse des dritten emitter-gekoppelten Transistor-Differentialverstärkers (Q64, Q65) zugeführt sind, aufweist:

   einen vierten emitter-gekoppelten Transistor-Differentialverstärker (Q70, Q71), der ein jeweiliges Paar Eingangsanschlüsse besitzt und ein jeweiliges Paar Ausgangsanschlüsse besitzt, die jeweils mit der Emitterelektrode des ersten Kollektorverstärker-Transistors (Q8) und mit der Emitterelektrode des zweiten Kollektorverstärker-Transistors (Q9) verbunden sind, zum Zuführen der ausbalancierten Gleichstrom-Rückkopplungssignale zu den Emitterelektroden des ersten und des zweiten Kollektorverstärker-Transistors (Q8, Q9); einen vierten Tiefpaßfilter (LPF), der ein jeweiliges Paar Eingangsanschlüsse besitzt, mit denen sich jeweiliges des Paars der Ausgangsanschlüsse des dritten emitter-gekoppelten Transistor-Differentialverstärkers (Q64, Q65) jeweils verbinden, und ein jeweiliges Paar von Ausgangsanschlüssen besitzt; und eine Einrichtung (R69, Q68, R70, Q69) zum Anlegen einer Potentialdifferenz an die Ausgangsanschlüsse des Tiefpaßilters (LPF) zwischen den Eingangsanschlüssen des vierten emitter-gekoppelten Transistor-Differentialverstärkers (Q70, Q71).

7. Schaltung nach Anspruch 6, wobei der Vierpol-Tiefpaßfilter (LPF) aufweist:

   einen ersten und einen zweiten Widerstand (R71, R72) eines ähnlichen Werts, wobei jeder ein jeweiliges erstes Ende besitzt, mit dem ein jeweiliger eines des Paars der Ausgangsanschlüsse des dritten emitter-gekoppelten Transistor-Differentialverstärkers (Q64, Q65) verbunden ist, und wobei jeder ein jeweiliges zweites Ende besitzt, mit einem jeweiligen einen der Ausgangsanschlüsse des Tiefpaßfilters (LPF) verbunden ist; und
   eine Kapazität (C1), die eine erste und eine zweite Platte jeweils aufweist, die mit jeweils einem der Ausgangsanschlüsse des Tiefpaßfilters verbunden ist.

8. Schaltung nach Anspruch 7, wobei die Einrichtung (R69, ..., Q69) zum Anlegen einer Potentialdifferenz an den Ausgangsanschlüssen des Tiefpaßfilters (LPF) zwischen den Eingangsanschlüssen des vierten emitter-gekoppelten Transistor-Differentialverstärkers (Q70, Q71) aufweist:

   einen dritten und einen vierten Kollektorverstärker-Transistor (Q68, Q69), die jeweilige Basiselektroden besitzen, mit denen sich jeweilige des Paars Ausgangsanschlüsse des Tiefpaßfilters (LPF) verbinden, und jeweilige Emitterelektroden besitzen, die mit jeweiligen des Paars Eingangsanschlüssen des vierten emitter-gekoppelten Transistor-Differentialverstärkers (Q70, Q71) verbunden sind.

Revendications

1. Circuit intégré monolithique (70) relié à un premier détecteur (14) et à un filtre à bande étroite (16, 30) recevant des signaux d'entrée en provenance dudit premier détecteur, ledit circuit intégré monolithique comprenant:

   un second détecteur (44, 54, DET) d'un type recevant des tensions de signal d'entrée équilibrées superposées sur des potentiels de polarisation directe respectifs ;
   un montage en cascade à liaison directe d'étages d'amplificateur (18, 20, 22, 32, 34, 36) pour
amplifier une réponse en provenance dudit filtre à bande étroite (16, 30), pour amener, de ce fait, auditer second détecteur (44, 54, DET) lesdites tensions de signal d'entrée équilibrées superposées sur les potentiels de polarisation directe respectifs ;

3. Circuit selon la revendication 1, dans lequel le dit détecteur (44, 54, DET) est un adaptateur de bande (44) suivi par un filtre passe-bande (46) pour sélectionner un résultat de changement de fréquence souhaité en tant que réponse en provenance de ce dernier et pour supprimer dans ladite réponse en provenance de ce dernier une image dudit résultat souhaité à l'extérieur de la bande passante du filtre passe-bande.

4. Circuit selon la revendication 3, comprenant de plus des moyens (50) pour détecter des informations contenues dans ledit résultat de changement de fréquence souhaité.

5. Circuit selon la revendication 4, dans lequel ledits moyens (50) pour détecter des informations contenues dans ledit résultat de changement de fréquence souhaité comprennent :

   des moyens pour détecter la variation de fréquence dudit résultat de changement de fréquence souhaité.

6. Circuit selon l'une quelconque des revendications 1 à 5, dans lequel lesdits moyens formant filtre différentiel (24, 38, LPF) pour les tensions de signal d'entrée équilibrées superposées sur des potentiels de polarisation directe respectifs amenés en provenance des bornes respectives du couple de bornes de sortie dudit amplificateur un quatrième amplificateur différentiel à transistor à liaison par l'émetteur (Q64, Q65) comprennent :

   un quatrième amplificateur différentiel à transistor à liaison par l'émetteur (Q70, Q71) ayant un couple respectif de bornes d'entrée et ayant un couple respectif de bornes de sortie respectivement reliées à l'électrode d'émetteur dudit premier transistor d'amplificateur à collecteur commun (Q8, Q9) et l'électrode d'émetteur dudit second transistor d'amplificateur à collecteur commun (Q9) ; pour appliquer lesdits signaux de rétroaction à courant continu équilibrés aux électrodes d'émetteur desdits premiers et deuxième amplificateurs d'amplificateur à collecteur commun (Q8, Q9).

2. Circuit selon la revendication 1, dans lequel ledit second détecteur (44, 54, DET) est un détecteur vidéo (54).
(LPF) entre les bornes d'entrée dudit troisième amplificateur différentiel à transistor à liaison par l'émetteur (Q70, Q71).

7. Circuit selon la revendication 6, dans lequel ledit filtre passe-bas à quatre bornes (LPF) comprend :

- des première et seconde résistances (R71, R72) de valeur similaire, ayant chacune une première extrémité respective à laquelle une borne respective du couple de bornes de sortie dudit troisième amplificateur différentiel à transistor à liaison par l'émetteur (Q64, Q65) est reliée, et chacune ayant une seconde extrémité respective reliée à une borne respective des bornes de sortie dudit filtre passe-bas (LPF);
- un condensateur (C1) ayant des première et seconde plaques respectivement reliées aux bornes respectives des bornes de sortie dudit filtre passe-bas.

8. Circuit selon la revendication 7, dans lequel lesdits moyens (R69, ..., Q69) pour appliquer une différence de potentiels au niveau des bornes de sortie dudit filtre passe-bas (LPF) entre les bornes d'entrée dudit quatrième amplificateur différentiel à transistor à liaison par l'émetteur (Q70, Q71) comprennent :

- des troisième et quatrième transistors d'amplificateur à collecteur commun (Q68, Q69) ayant des électrodes de base respectives auxquelles les bornes respectives du couple de bornes de sortie dudit filtre passe-bas (LPF) sont reliées, et ayant des électrodes d'émetteur respectives reliées aux bornes respectives du couple de bornes d'entrée dudit quatrième amplificateur différentiel à transistor à liaison par l'émetteur (Q70, Q71).
Fig. 1
Fig. 2
Fig. 4
Fig. 7

Fig. 8