



(51) International Patent Classification:
H01L 23/12 (2006.01)

(21) International Application Number:
PCT/US2015/066916

(22) International Filing Date:
18 December 2015 (18.12.2015)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Blvd., Santa Clara, California 95054 (US).

(72) Inventors: GUPTA, Mohit; 5000 W Chandler Blvd., M/S CH5-159, Chandler, Arizona 85226 (US). RENAVIKAR, Mukul; 1111 N. Mission Park Blvd., Apt 1087, Chandler, Arizona 85224 (US).

(74) Agents: LINDEEN, Gordon et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 1279 Oakmead Parkway, Sunnyvale, California 94085 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY,

BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:


— of inventorship (Rule 4.17(iv))

Published:

— with international search report (Art. 21(3))

(54) Title: TRANSMISSIVE COMPOSITE FILM FOR APPLICATION TO THE BACKSIDE OF A MICROELECTRONIC DEVICE

FIG. 1



(57) Abstract: A transmissive composite film is described that may be applied to the backside of a microelectronic device, for example an integrated circuit die or a bridge. A microelectronic die package in one example has a substrate, an integrated circuit die attached and electrically connected to the substrate, the die having a front side with electrical attachments and a backside, and a composite film attached to a backside of the die, the composite film having a polymer base with nano-fillers to protect the backside of the die.



TRANSMISSIVE COMPOSITE FILM FOR APPLICATION TO THE BACKSIDE OF A MICROELECTRONIC DEVICE

FIELD

5 The present description relates to microelectronic die packaging and, in particular, to a film for application to the backside of a microelectronic die during fabrication.

BACKGROUND

10 In the manufacture of microelectronic devices, such as processors, controllers, and memory, the desired structures are formed on a wafer. Individual dies are cut from the wafer and then sealed into a package. The package has an array of pins, pads, or lands that make contact with the rest of the device, typically through a socket or a printed circuit board to allow the die to be operated while within the package. Before packaging each die is tested to ensure that it has been manufactured and operates as intended. The dies may be tested while still part of the wafer
15 or after dicing or both. After packaging, each package is tested to ensure that it has been manufactured correctly and operates as intended.

 The demand for ever smaller devices has created a demand for smaller integrated circuit packages. One approach to reducing the package size is to reduce the size of the die. This increases the demand for thin dies. A thin die is formed on a thick wafer and then the backside
20 of the wafer or the die is thinned after it is finished processing but before it is packaged. Thin dies are in increasing use in a wide range of applications such as stacked and embedded packages. Thin dies are more vulnerable to stresses. Backside chipping and die crack are a major problem during thin die processing and can render a die useless.

 During the singulation process thinned wafers are prone to backside chipping due to the
25 mechanical vibration from the saw process. The silicon substrate is very brittle so any scratches and chips can lead to cracks and cracks can lead to fractures that damage or destroy the die for use as an integrated circuit. As a result, the dies are inspected for cracks and chips after sawing and before packaging. In some cases, the dies may be inspected more than once before a package is completed.

BRIEF DESCRIPTION OF THE DRAWINGS

30 Embodiments of the invention are illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings in which like reference numerals refer to similar elements.

Figure 1 is a side view diagram of an exposed die flip-chip package according to an embodiment.

Figure 2 is a side view diagram of a stacked wire bond package according to an embodiment.

5 Figure 3 is a side view cross-sectional diagram of an multiple die package with an embedded bridge according to an embodiment.

Figure 4 is a side view diagram of a composite film according to an embodiment.

Figure 5 is a diagram of process stages for applying a composite film to a die backside according to an embodiment.

10 Figure 6 is a block diagram of a computing device suitable for use with embodiments.

DETAILED DESCRIPTION

A transparent die backside film is described that protects a die against scratching and cracking during assembly and handling processes. As a transparent film it also allows chips and
15 cracks to be detected using existing optical inspection tools. Defective dies may be binned out before they are sent downstream and assembled. Overall product quality and manufacturing yield are improved, resulting in lower costs.

A microelectronic package is described that has a transparent composite film permanently attached to one side of the semiconductor die. The other side of the semiconductor
20 die may be coupled to a substrate by a set of one or more interconnects. The transparent composite film reduces backside chipping and improves the die edge quality. The film also reduces warpage in thin dies. Because the film is transparent, it allows for crack inspections. The film may be used in many different package architectures. As a further simplification the film may be applied together with conventional dicing tape.

25 Figure 1 is a side view diagram of an exposed die flip-chip package. An integrated circuit die 102 is attached to a package substrate 106 with an array of solder balls 104 to connect pads or lands on the front side of the die to corresponding pads or lands on the top side of the package. This connection is through solder joints so that the die is physically attached and electrically connected to the package. There may also be underfills, adhesives, or other materials
30 to further secure the attachment of the die to the package. The package has an array of pads, lands or other connections (not shown) on the bottom side to allow the package to be attached to a socket or a printed circuit board, such as a motherboard, logic board, or system board. The backside of the die opposite the package has a transparent composite film 108, which may have been applied using a tape. The film is adhered to the backside of the die for protection during
35 handling and is described in more detail below.

Figure 2 is a side view diagram of a stacked wire bond package. This package has a top die 122 stacked over a bottom die 124. The bottom die 124 is attached to a package substrate 126 in the same or a similar way as in the example of Figure 1. The top die has a backside facing and attached to the backside of the bottom die. The top side of the top die has lands or pads facing upward. Wire leads 128 are attached to the lands or pads of the top die front side at one end and attached to lands or pads on the top side of the package at the other end. In this way, the dies may be connected through the substrate. In this example, the top die is physically attached on its backside and electrically coupled through its front side.

The package is covered with an encapsulant, molding compound, or plastic cover 129. The cover protects the dies and the wire leads from contamination and physical movement. The cover may form a hermetic seal over the package. Similarly the die of Figure 1 may also have a cover or be covered in an encapsulant, such as an epoxy resin.

A composite film 123 is on the backside of the bottom die 124 as in Figure 1 and between the backside of the bottom die and the backside of the top die. Alternatively, the composite film is on the backside of the top die. The composite film may be applied to either one or both of the dies. As a result, there may a single or double layer of the film. The film protects the backs sides of the dies to which it has been attached. The film also has adhesive properties that hold the two dies together. It may also absorb mechanical forces between the two dies. These mechanical forces may be caused by acceleration such as drops and impacts and also by heating and cooling of the dies and the cover.

Figure 3 is a side view cross-sectional diagram of an multiple die package with an embedded bridge such as an EMIB (Embedded Multi-die Interconnect Bridge) package. A first 132 and a second 134 die are attached to a substrate 140 using pads or lands and solder joints as in the example of Figures 1 and 2. A composite film 136, 138 may be applied to the backside of each of the dies for protection as described and shown above.

The package substrate 140 in this example may be formed of multiple layers of dielectric 154 with embedded conductive routing 152. This is shown as horizontal layers with vertical vias interconnecting them to allow for redistribution of the connections through the substrate layers. The top layer of vias provide connection for pads to connect to the dies. As shown in the enlarged view, a bridge 144 may be embedded within the substrate. The bridge may be formed of silicon in the same form as the integrated circuit die. Metal layers 146 are formed over the silicon for more precise redistribution and interconnection through vias 150 up to the dies. The bridge may also have a composite film 148 on one side opposite the connecting metal layers. This film may be used to attach the bridge to a metal layer 152 within the substrate as the

substrate is formed. It also serves to protect the die during handling before it is embedded in the substrate.

Figure 4 is a side view diagram of a composite film that may be used in the example package above and in many other types of packages. In this example, a composite film 164 is combined with a transparent dicing tape 160 to form a 2-in-1 tape that may be applied just as conventional dicing tape is applied. The dicing tape 160 has a base film 162 covered with an adhesive 164. The adhesive may or may not be released with ultraviolet light depending on the particular implementation. The base film may have a surface roughness in a sub- micron range to form a 2-in-1 tape that simplifies allows high transparency for surface roughness. With the composite film applied on the dicing tape. The combined combination structure may be used like dicing tape in processes that are already configured for use with a dicing tape.

The composite film 166 has a unique composition. It may be a polymer based composite material that contains nano-fillers. The fillers may be formed of any of a variety of different materials, including silica and may have an average filler size of less than 100 nm. For films for which thermal conductivity is also desired, then conductive fillers including metallic fillers such as copper, alumina, aluminum nitride, boron nitride, silicon carbide etc. may be added. Fillers typically have a low CTE (Coefficient of Thermal Expansion) whereas polymers typically have a high CTE. Fillers may therefore be used to reduce the overall CTE and therefore to reduce or lower the CTE mismatch between a Si die and the polymer film.

The composite film may also have a catalyst to promote curing. The polymer is thermally curable and the catalyst promotes cure at a lower temperature and a shorter amount of time. The catalyst may be a non-pigmented material so that the film maintains its transparency.

While the polymer and the catalyst are highly transmissive, the silica, metal or other filler materials may not be. In some embodiments, the composite film is sufficiently transmissive that the backside of the die can be inspected using visible or near infrared light. This provides further quality assurance because any dies that are damaged during handling can be inspected to ensure that they may still be used. A light transmission rate or transmissivity of greater than 60% in the visible and near infrared light range is obtained using the materials described herein. In some cases a transmissivity of greater than 80% may be obtained, depending on the type of filler and filler concentration or amount of filler loading.

The polymers allow the film to be tacky at temperatures over 50°C to allow for easy wafer backside lamination and to allow for easy die attach for stacked or embedded packages. The film has excellent adhesion to silicon and once laminated on the wafer backside has a sufficiently high interfacial adhesion to minimize delamination risks during reliability stressing.

Using the mostly transparent nano-fillers, a high transparency is obtained. The nano-fillers also add strength so that the film provides a protective layer between the die and any external damage. The polymeric film provides protection against die scratches and cracks during the assembly and handling processes. There are many materials available to protect the backside of a die, but many of these materials are opaque and prevent the backside of the die from being inspected. If the film is compliant and intact, but the die is scratched or cracked, then the die may still be useless.

Because the composite film is transparent, the die backside covered with the composite film can be optically inspected through the film for chipping. Typical optical inspections use visible or near infrared light to illuminate the die and then analyze the reflection to find chips and cracks. Dies are typically singulated by sawing. For thin dies there is an especially high risk of cracking and the transparent composite film allows the die to be inspected for cracks and other defects after singulation and pick and place in a TnR (Tape and Reel). Early inspection allows dies to be sorted out before the additional costs of downstream assembly and reliability tests.

Figure 5 is a diagram of possible process stages for using and applying the composite film described above. As mentioned above, the 2-in-1 tape may be applied to the backside of a wafer without any significant changes to some of the die preparation processes. Initially a composite film 202 is applied to a wafer 204. The wafer has a backside 206 and a front side 208 with active circuitry or conductive metal layers or another applied structure on the front side. The wafer may be thinned and other processes may also be applied. The combined structure is formed by laminating the film onto the backside of the die as shown. The particular approach for lamination may depend upon the type of adhesive in the composite film 166. In some embodiments, the tape or the wafer or both are heated and the tape is applied with pressure.

After laminating the tape on to the wafer backside, a saw blade cuts through the composite film forming kerfs 210 that extend through the wafer and the polymer film. In some cases, the kerf does not extend through the dicing tape base film so that the film holds the dies together for inspection. All of the dies of the wafer may then be inspected 212 as a single piece with the base film holding the wafer together.

The dies 222 resulting from singulation with the composite film 166 still attached are ejected from the dicing tape 160 and placed into a TnR (Tape and Reel) 224 for example for downstream assembly. The dies may be ejected using an ejector needle 216 and pick head 218. In some processes, the adhesive layer 164 is relaxed using ultraviolet light or other processes. Once placed in a tape 224 or trap backside up, the dies 222 can again be inspected 220 for cracks and other defects through the transparent polymer film. Alternatively, the dies may go from TnR to be attached directly over substrates or dies. In some cases the TnR is not used.

During the singulation process 210 thin dies are prone to backside chipping due to the mechanical vibration from the sawing process. The described composite polymer film material prevents damage from direct physical contact but may not be completely effective against vibration. The composite film also has very high clarity. As a result, the singulation lines are clearly visible along with any die chipping along the singulation lines. The visible lines may be used to estimate the chipping in thin dies, which can then be used to improve a singulation process to minimize the chipping. In addition, dies with excessive chipping can be binned out and prevented from being used in final packages because of their risk of failure.

The described composite polymer material is not only very clear but also has a high light transmission. The reflection from the die surface with the film attached is almost the same as for bare silicon. This helps in die crack detection using the existing inspection cameras. Partially cracked dies in stacked, embedded, and even bare die packages are prone to failure when stressed.

With the push for thinner dies and smaller package form factors, the risk of die cracks becomes greater. The backside composite film helps to reduce chipping, improves the die edge quality and reduces or eliminates losses associated with die scratches and cracking. In addition, inspection with conventional inspection tools allows chips and cracks to be seen before the dies are sent downstream in the fabrication process and assembled.

Figure 6 illustrates a computing device 500 in accordance with one implementation of the invention. The computing device 500 houses a board 502. The board 502 may include a number of components, including but not limited to a processor 504 and at least one communication chip 506. The processor 504 is physically and electrically coupled to the board 502. In some implementations the at least one communication chip 506 is also physically and electrically coupled to the board 502. In further implementations, the communication chip 506 is part of the processor 504.

Depending on its applications, computing device 500 may include other components that may or may not be physically and electrically coupled to the board 502. These other components include, but are not limited to, volatile memory (e.g., DRAM) 508, non-volatile memory (e.g., ROM) 509, flash memory (not shown), a graphics processor 512, a digital signal processor (not shown), a crypto processor (not shown), a chipset 514, an antenna 516, a display 518 such as a touchscreen display, a touchscreen controller 520, a battery 522, an audio codec (not shown), a video codec (not shown), a power amplifier 524, a global positioning system (GPS) device 526, a compass 528, an accelerometer (not shown), a gyroscope (not shown), a speaker 530, a camera 532, and a mass storage device (such as hard disk drive) 510, compact disk (CD) (not shown), digital versatile disk (DVD) (not shown), and so forth). These components may be connected to

the system board 502, mounted to the system board, or combined with any of the other components.

The communication chip 506 enables wireless and/or wired communications for the transfer of data to and from the computing device 500. The term “wireless” and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. The communication chip 506 may implement any of a number of wireless or wired standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, Ethernet derivatives thereof, as well as any other wireless and wired protocols that are designated as 3G, 4G, 5G, and beyond. The computing device 500 may include a plurality of communication chips 506. For instance, a first communication chip 506 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 506 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.

The processor 504 of the computing device 500 includes an integrated circuit die packaged within the processor 504. In some implementations of the invention, the packages that include the processor, memory devices, communication devices, or other components may be tested and assembled using a composite film as described herein, if desired. The term “processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.

In various implementations, the computing device 500 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder. In further implementations, the computing device 500 may be any other electronic device that processes data.

Embodiments may be adapted to be used with a variety of different types of packages for different implementations. References to “one embodiment”, “an embodiment”, “example embodiment”, “various embodiments”, etc., indicate that the embodiment(s) of the invention so described may include particular features, structures, or characteristics, but not every

embodiment necessarily includes the particular features, structures, or characteristics. Further, some embodiments may have some, all, or none of the features described for other embodiments.

In the following description and claims, the term “coupled” along with its derivatives, may be used. “Coupled” is used to indicate that two or more elements co-operate or interact with each other, but they may or may not have intervening physical or electrical components between them.

As used in the claims, unless otherwise specified, the use of the ordinal adjectives “first”, “second”, “third”, etc., to describe a common element, merely indicate that different instances of like elements are being referred to, and are not intended to imply that the elements so described must be in a given sequence, either temporally, spatially, in ranking, or in any other manner.

The drawings and the forgoing description give examples of embodiments. Those skilled in the art will appreciate that one or more of the described elements may well be combined into a single functional element. Alternatively, certain elements may be split into multiple functional elements. Elements from one embodiment may be added to another embodiment. For example, the specific location of elements as shown and described herein may be changed and are not limited to what is shown. Moreover, the actions of any flow diagram need not be implemented in the order shown; nor do all of the acts necessarily need to be performed. Also, those acts that are not dependent on other acts may be performed in parallel with the other acts. The scope of embodiments is by no means limited by these specific examples. Numerous variations, whether explicitly given in the specification or not, such as differences in structure, dimension, and use of material, are possible. The scope of embodiments is at least as broad as given by the following claims.

The following examples pertain to further embodiments. The various features of the different embodiments may be variously combined with some features included and others excluded to suit a variety of different applications. Some embodiments pertain to a microelectronic die package that includes a substrate, an integrated circuit die attached and electrically connected to the substrate, the die having a front side with electrical attachments and a backside, and a composite film attached to a backside of the die, the composite film having a polymer base with nano-fillers to protect the backside of the die.

In further embodiments the fillers have an average size of less than 100nm.

In further embodiments the fillers comprise silica.

In further embodiments the fillers comprises one or more of copper, alumina, aluminum nitride, boron nitride, and silicon carbide.

In further embodiments the fillers have a lower coefficient of thermal expansion than the polymer base to lower the coefficient of thermal expansion of the composite film.

In further embodiments the composite film has light transmissivity of more than 60%.

In further embodiments the film is tacky.

In further embodiments the composite film further comprises a non-pigmented catalyst.

Further embodiments include a second die over the first die and attached to the first die

5 by the composite film.

In further embodiments the integrated circuit die is embedded in the substrate.

In further embodiments the front side is attached and electrically connected to the substrate.

Some embodiments pertain to a method that includes attaching a dicing tape to a back
10 side of a wafer, the dicing tape having an composite film between an adhesive and the wafer, the composite film having a polymer base with nano-fillers to protect the back side of the wafer, dicing the wafer into singulated dies after attaching the dicing tape, removing the dicing tape without removing the composite film, inspecting the dies through the composite film, and packaging the dies without removing the composite film.

15 In further embodiments the composite layer nano-filler comprise silica.

In further embodiments removing the dicing tape comprises applying ultraviolet light to release the adhesive.

In further embodiments inspecting comprises optically inspecting using a camera.

In further embodiments packaging the dies comprises attaching the dies to a surface of a
20 package using the composite film.

In further embodiments the surface comprises a package substrate, an embedded metal layer of a package substrate, or a backside surface of another die.

Some embodiments pertain to a computing system that includes a system board, a memory attached to the system board, a processor package attached to a substrate, the processor
25 package having a processor die attached and electrically connected to the substrate, the die having a front side with electrical attachments and a backside, and a composite film attached to a backside of the die, the composite film having a polymer base with nano-fillers to protect the backside of the die.

In further embodiments the substrate has metal layers to electrically connect the
30 processor to the system board, the processor package further comprising a bridge die embedded within the substrate to electrically connect metal layers of the substrate, the bridge having a layer of the composite film to attach the bridge to a metal layer.

Further embodiments include a second die over the processor die and attached to the processor die by the composite film.

35

CLAIMS

1. A microelectronic die package comprising:
a substrate;
5 an integrated circuit die attached and electrically connected to the substrate, the die having a front side with electrical attachments and a backside; and
a composite film attached to a backside of the die, the composite film having a polymer base with nano-fillers to protect the backside of the die.
2. The package of Claim 1, wherein the fillers have an average size of less than
10 100nm.
3. The package of Claim 1 or 2, wherein the fillers comprise silica.
4. The package of Claim 1, 2, or 3, wherein the fillers comprises one or more of copper, alumina, aluminum nitride, boron nitride, and silicon carbide.
5. The package of any one or more of the above claims, wherein the fillers have a
15 lower coefficient of thermal expansion than the polymer base to lower the coefficient of thermal expansion of the composite film.
6. The package of any one or more of the above claims, wherein the composite film has light transmissivity of more than 60%.
7. The package of any one or more of the above claims, wherein the film is tacky.
- 20 8. The package of any one or more of the above claims, wherein the composite film further comprises a non-pigmented catalyst.
9. The package of Claim 1, further comprising a second die over the first die and attached to the first die by the composite film.
10. The package of any one or more of claims 1-9, wherein the integrated circuit die
25 is embedded in the substrate.
11. The package of any one or more of claims 1-9, wherein the front side is attached and electrically connected to the substrate.
12. A method comprising:
attaching a dicing tape to a back side of a wafer, the dicing tape having an composite film
30 between an adhesive and the wafer, the composite film having a polymer base with nano-fillers to protect the back side of the wafer;
dicing the wafer into singulated dies after attaching the dicing tape;
removing the dicing tape without removing the composite film;
inspecting the dies through the composite film; and
35 packaging the dies without removing the composite film.

13. The method of Claim 12, wherein the composite layer nano-filler comprise silica.

14. The method of Claim 12 or 13, wherein removing the dicing tape comprises applying ultraviolet light to release the adhesive.

5 15. The method of any one or more of claims 12-14, wherein inspecting comprises optically inspecting using a camera.

16. The method of any one or more of claims 12-15, wherein packaging the dies comprises attaching the dies to a surface of a package using the composite film.

17. The method of Claim 16, wherein the surface comprises a package substrate, an embedded metal layer of a package substrate, or a backside surface of another die.

10 18. A computing system comprising;
a system board;
a memory attached to the system board; and
a processor package attached to a substrate, the processor package having a processor die attached and electrically connected to the substrate, the die having a front side with electrical
15 attachments and a backside, and a composite film attached to a backside of the die, the composite film having a polymer base with nano-fillers to protect the backside of the die.

19. The computing system of Claim 18, wherein the substrate has metal layers to electrically connect the processor to the system board, the processor package further comprising a bridge die embedded within the substrate to electrically connect metal layers of the substrate,
20 the bridge having a layer of the composite film to attach the bridge to a metal layer.

20. The computing system of Claim 18 or 19, the processor package further comprising a second die over the processor die and attached to the processor die by the composite film.

1/4

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5





FIG. 6



INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2015/066916**A. CLASSIFICATION OF SUBJECT MATTER****H01L 23/12(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 23/12; H01L 23/00; H01L 21/78; H01L 21/683

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & keywords: protection, dicing, inspection, die, transparent

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2014-0178680 A1 (NITTO DENKO CORPORATION) 26 June 2014 See abstract, paragraphs [0039]-[0138] and figures 2-3D.	1-3, 9, 18, 20
Y		19
A		12-14
Y	US 2014-0353827 A1 (YUELI LIU et al.) 04 December 2014 See abstract, paragraph [0028] and figure 1.	19
A	US 2013-0210215 A1 (YAN XUN XUE et al.) 15 August 2013 See abstract, claim 1 and figure 2E.	1-3, 9, 12-14, 18-20
A	US 2014-0017879 A1 (MOHAMMAD KAMRUZZAMAN CHOWDHURY et al.) 16 January 2014 See abstract, claim 1 and figures 4E-4F.	1-3, 9, 12-14, 18-20
A	KR 10-2005-0088784 A (SAMSUNG ELECTRONICS CO., LTD.) 07 September 2005 See abstract, claim 1 and figure 13.	1-3, 9, 12-14, 18-20



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

17 August 2016 (17.08.2016)

Date of mailing of the international search report

18 August 2016 (18.08.2016)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

CHO, KI YUN

Telephone No. +82-42-481-5655



International application No.
PCT/US2015/066916

PCT/US2015/066916

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☒ Claims Nos.: 17
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
The claim 17 is not clear since this claim refers to multiple dependent claim 16 which does not comply with PCT Rule 6.4(a).
3. ☒ Claims Nos.: 4-8, 10-11, 15-16
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

This International Searching Authority found multiple inventions in this international application, as follows:

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fees, this Authority did not invite payment of any additional fees.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:

4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

☐ The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.

☐ The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.

☐ No protest accompanied the payment of additional search fees.

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2015/066916

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2014-0178680 A1	26/06/2014	CN 102382587 A	21/03/2012
		CN 102382587 B	30/09/2015
		CN 105153954 A	16/12/2015
		JP 2012-033626 A	16/02/2012
		JP 5419226 B2	19/02/2014
		KR 10-1581643 B1	11/01/2016
		KR 10-2012-0024386 A	14/03/2012
		KR 10-2015-0094581 A	19/08/2015
		TW 201213487 A	01/04/2012
		TW I465543 B	21/12/2014
		US 2012-0028416 A1	02/02/2012
US 2014-0353827 A1	04/12/2014	CN 104218024 A	17/12/2014
		DE 102014107514 A1	26/03/2015
		KR 10-1588312 B1	26/01/2016
		KR 10-2014-0139974 A	08/12/2014
		US 2015-0364423 A1	17/12/2015
		US 9147663 B2	29/09/2015
US 2013-0210215 A1	15/08/2013	US 8785296 B2	22/07/2014
US 2014-0017879 A1	16/01/2014	CN 104395988 A	04/03/2015
		JP 2015-531994 A	05/11/2015
		KR 10-2015-0029027 A	17/03/2015
		TW 201403698 A	16/01/2014
		US 9048309 B2	02/06/2015
		WO 2014-011373 A1	16/01/2014
KR 10-2005-0088784 A	07/09/2005	KR 10-0555559 B1	03/03/2006
		US 2005-0196939 A1	08/09/2005
		US 2008-0086858 A1	17/04/2008
		US 7323397 B2	29/01/2008
		US 7495315 B2	24/02/2009