PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 4:
H01J 31/12

(11) International Publication Number: WO 88/01098

(43) International Publication Date: 11 February 1988 (11.02.88)

(21) International Application Number: PCT/US87/01747

(22) International Filing Date: 28 July 1987 (28.07.87)

(31) Priority Application Number: 891,853

(32) Priority Date: 30 July 1986 (30.07.86)

(33) Priority Country: US

(71) Applicant: COMMTECH INTERNATIONAL MANAGEMENT CORPORATION [US/US]; 545 Middlefield Road, Menlo Park, CA 94025 (US).

(72) Inventors: SPINDT, Charles, A.; 1041 Sierra Drive, Menlo Park, CA 94025 (US). HOLLAND, Christopher, E.; 24 Woodsworth Avenue, Redwood City, CA 94062 (US).

(74) Agents: KNIGHT, G., Lloyd et al.; Cushman, Darby & Cushman, 1615 L Street, N.W., Washington, DC 20036 (US).


(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), IT (European patent), JP, KR, LU (European patent), NL (European patent), SE (European patent).

Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: MATRIX-ADDRESSED FLAT PANEL DISPLAY



(57) Abstract

A matrix-addressed flat panel display, utilizing cathodes of the field emission type. The cathodes are incorporated into the display backing structure, and energize corresponding cathodo-luminescent areas on a face plate. The face plate is spaced 40 microns from the cathode arrangement in the preferred embodiment, and a vacuum is provided in the space between the plate and such cathodes. Electrical connections for the bases of the cathodes are diffused sections through the backing structure.

FOR THE PURPOSES OF INFORMATION ONLY

 $Codes \, used \, to \, identify \, States \, party \, to \, the \, PCT \, on \, the \, front \, pages \, of \, pamphlets \, publishing \, international \, applications \, under \, the \, PCT.$

AT	Austria	FR	France	ML	Mali
ΑU	Australia	GA	Gabon	MR	Mauritania
BB	Barbados	GB	United Kingdom	MW	Malawi
BE	Belgium	HU	Hungary	NL	Netherlands
BG	Bulgaria	IT	Italy	NO	Norway
ВJ	Benin	JР	Japan	RO	Romania
BR	Brazil	KP	Democratic People's Republic	SD	Sudan
CF	Central African Republic		of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SN	Senegal
CH	Switzerland	LI	Liechtenstein	SU	Soviet Union
CM	Cameroon	LK	Sri Lanka	TD	Chad
DE	Germany, Federal Republic of	LU	Luxembourg	TG	Togo
DK	Denmark	MC	Monaco	US	United States of America
FI	Finland	MG	Madagascar		

MATRIX-ADDRESSED FLAT PANEL DISPLAY

BACKGROUND OF THE INVENTION

The present invention relates to flat panel displays and, more particularly, to a matrix-addressed flat panel display utilizing field emission cathodes.

Cathode ray tubes (CRTs) are used in display monitors for computers, television sets, etc. to visually display information. This wide usage is because of the favorable quality of the 10 display that is achievable with cathode ray tubes, i.e., color, brightness, contrast, and resolution. One major feature of a CRT permitting these qualities to be achieved, is the use of a luminescent phosphor coating on a transparent face. Conven-15 tional CRTs, however, have the disadvantage that they require significant physical depth, i.e., space behind the actual display screen, making them large and cumbersome. There are a number of important applications in which such requirement is dele-20 terious. For example, the depth available for many compact portable computer displays and operational displays preclude the use of CRTs as displays. Thus, there has been significant interest and much research and development expended in an effort to 25 provide satisfactory so-called "flat panel displays" or "quasi flat panel displays" not having the depth requirement of a typical CRT while having comparable or better display characteristics, e.g., brightness, resolution, versatility in display, power require-30 ments, etc. These attempts, while producing flat panel displays that are useful for some applications have not produced a display that can compare to a conventional CRT.

Summary of the Invention

The present invention relates to a flat panel display arrangement which employs the advantages of a luminescent phosphor of the type used in CRTs, while maintaining a physically thin display. It includes a matrix array of individually addressable light generating means, preferably of the cathodo-luminescent type having cathodes combined 10 with luminescing means of the CRT type which reacts to electron bombardment by emitting visible light. Each cathode preferably is itself an array of thin film field emission cathodes and the luminescing. means preferably is provided as a coating on a 15 transparent face plate which is closely spaced to such cathodes. The close spacing (hereinafter sometimes the "interelectrode" spacing) is important not only in providing the desired thinness to the entire display, but also to assure that high resolution is 20 achieved. That is, because there is a short distance between the source of electrons and the display screen the tendency of electrons to follow any path other than a desired path is reduced, resulting in clear, sharp pixels. This invention does not 25 represent the first effort to combine thin film field emission cathodes with a transparent face in order to obtain a flat panel display U. S. Patent No. 3,500,102 issued March 10th, 1970 to Crost et al, broadly discloses such an arrangement. While 30 the Crost et al patent does disclose the broad concept, the construction is not one which will provide a satisfactory display. This patent does

PCT/US87/01747

10

15

20

25

30

35

not discuss the importance of preventing a gaseous breakdown or avalanche from occurring in the interelectrode space, nor how to inhibit the same. Moreover, it is believed that a practical flat panel display made in accordance with the teachings of the Crost et al patent will exhibit significant distortion on the screen, in view of deflection of the transparent face due to the force of atmospheric pressure on the evacuated structure. The issue of electrical isolation between adjacent cathode bases in the array also is not addressed.

A significant feature of the instant invention is that the spacing between the luminescing means and the cathodes is selected to be equal to or less than the mean free path of electrons at the pressure in the interelectrode space. This close proximity significantly reduces the probability of a gaseous breakdown or ionization avalanche. That is, it significantly reduces the probability of ionization of gas molecules in the interelectrode space which could lead to such a breakdown or avalanche.

The invention further includes an electrical connection structure for each of the pixels which enables the desired matrix-addressing with the minimum interelectrode spacing associated with field emission type cathodes. That is, the bases of the cathodes extend through the backing structure to distribute the electrical connections required outside of the sealed, evacuated environment, thus facilitating electrical contact between the cathodes and the drive electronics. This is particularly advantageous in a flat panel display having a cathode array because of the large number of cathodes and close spacing between them. An important aspect of this arrangement is that steps

are taken to prevent electrical "crosstalk" between adjacent cathodes. The backing structure most desirably is of a semiconductive material, such as of silicon, and the individual electrical connections for each of the bases is a conductive section, such as a diffused region, through the semiconductive material. The semiconductive material is an n type material, whereas the conductive sections for the cathodes are p type, with the result that when a negative electrical potential is applied to any 10 particular cathode conductive section, a reverse bias pn junction is formed which automatically isolates the conductive section electrically from the remainder of the same in the backing and thereby provides an insulation barrier. 15

Brief Description of the Drawings

With reference to the accompanying four sheets of drawings:

Fig. 1 is an overall isometric and 20 schematic view of a preferred embodiment of the display panel of the invention;

Fig. 2 is an enlarged, partially exploded view of the preferred embodiment of the invention shown in Fig. 1;

25 Fig. 3 is an enlarged sectional view illustrating a single pixel of the preferred embodiment;

Fig. 4 is a schematic block diagram view of the preferred embodiment of the invention, showing the addressing scheme; and

Fig. 5 is an enlarged isometric view similar to a portion of Fig. 2 illustrating an alternate construction.

25

30

Detailed Description of the Preferred Embodiment

Reference is made to Figs. 1 through 4 for an understanding of a preferred embodiment of the flat panel display of the invention. A simplified representation of the preferred embodiment is 5 generally referred to by the reference numeral 11. It includes a transparent face plate or structure 12 and a backing plate or structure 13. A matrix array of cathodes is provided between the backing and face plates. Each of the cathodes consists of an array 10 of field emitter tips with integrated extraction electrodes of the type described in, for example, U.S. Patent Nos. 3,665,241; 3,755,704; and 3,791,471, (all of which name Charles A. Spindt as an inventor). Three of such cathodes are incorporated 15 in each pixel, one for each of the three primary colors - red, green and blue.

The manner in which such cathodes are incorporated in the preferred embodiment of the invention is best illustrated by Fig. 2. connection, one advantage of utilizing field emission type cathodes is that they can be directly incorporated into the backing plate, one of the plates which define the vacuum space. The preferred embodiment being described is designed for chromatic displays and, pursuant thereto, as aforesaid each pixel includes three separate cathodes. The backing structure 13 can be of a semiconductive material, such as silicon, and the three cathodes of each pixel are provided with a common base 14 which is an electrically conductive section extending through the backing structure and provided by, for example, standard diffusion or thermal migration (a form of

diffusion) techniques. The provision of this base for the electrodes extending through the backing structure facilitates electrical connection of a matrix driver through the vacuum structure to the bases. Such connection can be, for example, via thin stripes 6 of an electrically conductive metal or the like on the exterior of the backing as illustrated in Fig. 3. As mentioned previously, if the backing structure is a semiconductive material 10 it should be of an n type with electrically conductive regions of a p type providing the electrical connections through such backing structure. When a negative electrical potential is then provided to a p type region, a reverse bias, pn junction is formed adjacent the boundary of the region to thereby 15 isolate and electrically insulate the p type region from other p type, conductive regions. While the use of reverse bias pn junctions to isolate conductive regions in a semiconductive material is not new, per se, its use as an aspect of this 20 invention is particularly advantageous because it aids in arriving at the close spacing of adjacent cathodes that is required to obtain acceptable resolution in a flat panel display. The conductive material providing the conductive regions could be, 25 for example, aluminum, diffused through the semiconductive material. It should be noted, however, that the backing structure could be of a material other than silicon or even another semiconductive material. For example, it could be a glass which 30 allows for electrical contacts on or through the same.

As illustrated, each cathode includes a multitude of spaced apart electron emitting tips 15 which project upwardly therefrom toward the face

30

35

structure 12. As a general rule, each color element will include one to several hundred of such tips depending on the size of the display and the resolution desired - for practical reasons a true representation of the same could not be included in 5 the drawing. An electrically conductive gate or extraction electrode arrangement is positioned adjacent the tips to generate and control electron emission from the latter. Such arrangement is orthogonal to the base stripes and includes aper-10 tures through which electrons emitted by the tips may pass. There are three different gates 17, 18 and 19 (see Fig. 3) in each pixel, one for each of the primary colors. As best illustrated in Fig. 2, gates 17 - 19 are formed as stripes to be common to 15 a full row of pixels extending horizontally as viewed in Fig. 2 across the front face of the backing structure. Such gate electrodes may be simply provided by conventional, optical lithographic techniques on an electrical insulating layer 20 21 which electrically separates the gates of each pixel from the common base.

The anode of each pixel in this preferred embodiment is a thin coating or film 22 of an electrically conductive transparent material, such as indium tin oxide. The anode for each pixel covers the interior surface of the face plate, except for those areas having the spacers described below.

Phosphor-coated stripes 23, 24, and 26 providing the primary colors are deposited on the layer 22. Each of such stripes opposes a respective one of the gate stripes 17, 18 and 19 and likewise extends for a plurality of pixels.

A vacuum is provided between the location

15

20

25

30

35

of the electrode gates and the phosphor stripes. The degree of vacuum should be such that deleterious electron avalanche (Pashen) ionization breakdown and secondary electron production is prevented at the given cathode-phosphor spacing and other physical dimensions. As previously mentioned, most desirably the interelectrode spacing is equal to or less than the mean free path of electrons at the pressure in the interelectrode space. This close proximity significantly reduces the probability of ionization of gas molecules in the interelectrode space, thereby inhibiting the possibility of a gaseous breakdown or avalanche.

It should be noted that close cathodephosphor spacing enables the gate structure to act
as a reflective surface behind each pixel to
increase the effective brightness. This eliminates
the necessity of including a reflective layer over
the phosphor, such as of aluminum, that must be
penetrated by electrons to activate the display.

It will be recognized that because of the vacuum there will be significant atmospheric pressure on the flat panel display tending to distort the same and reduce the distance between the backing structure and face plate. Support structure is provided to resist such loading and maintain the selected distance between the face and the array of pixel cathodes. Such support structure includes spacers 27 which are elongated, parallel legs integrally connected with the face plate to be interspersed between adjacent rows of pixels. Such legs can be interspersed between the pixels without deleteriously affecting the visual display resolution and quality. As illustrated in the enlarged view of Fig. 3, the legs 27 simply abut the backing

structure 13 on the insulating layer 21. Such legs provide support throughout the area extent of the face and thus assure that the vacuum within the space between the electrode gates and the phosphor stripes will not result in deleterious distortion of the face plate.

The matrix array of cathodes is most easily activated by addressing the orthogonally related cathode bases and gates in a generally conventional matrix-addressing scheme. The orthogonal relationship of the base and gate drives is schematically represented in Fig. 1 by diagrammatic blocks 28 and 29. (Three flow lines extend from the gate drive block 29 to the display whereas only one is shown extending between the base drive block 28 and the display, in order to illustrate their relationship, i.e., there are three gates to be individually energized for each base.)

Fig. 4 illustrates blocks 28 and 29 incorporated into a standard matrix-addressing 20 scheme. A serial data bus represented at 31 feeds digital data defining a desired display through a buffer 32 to a memory represented at 33. A microprocessor 34 also controls the output of memory 33. If the information defines an alphanumeric character, 25 the output is directed as represented by line 36 to a character generator 37 which feeds the requisite information defining the desired character to a shift register 38 which controls operation of the gate drive circuitry. If, on the other hand, the 30 information defines a display which is not an alphanumeric character, such information is fed directly from the memory 33 to shift register 38 as is represented by flow line 39.

Timing circuitry represented at 41 controls

operation of the gate drive circuitry, which operation is synchronized with base energization as represented by flow line 42. The appropriate cathode bases of the display along a selected path, such as along one column, will be energized while 5 the remaining bases will not be energized. Gates of a selected path orthogonal to the base path also will be energized while the remaining gates will not be energized, with the result that the base and gates of a selected pixel will be simultaneously 10 energized to produce electrons to provide the desired pixel display. It should be noted that it is preferable in the instant invention that an entire line of pixels be simultaneously energized, 15 rather than energization of individual pixels as is more conventional. Sequential lines then can be energized to provide a display frame as opposed to sequential energization of individual pixels in a raster scan manner. This will assure that each 20 pixel will have a long duty cycle for enhanced brightness.

An alternative construction is illustrated in Fig. 5. Such figure is an isometric view similar to a portion of the base and gate component illustrated in Fig. 2 of the embodiment of Figs. 1 -25 The only significant differences between the earlier embodiment and that represented by Fig. 5 is that rather than a common base and three gates being provided for a single pixel, separate bases 31, 32, and 33 which are physically separated from one 30 another and a common gate 34 are provided. be noted that the formation of reverse bias pn junctions between the diffused regions which provide the separate bases, is particularly desirable in connection with this embodiment. Parts which are 35

similar to the previously described embodiment are referred to by like reference numerals.

While the invention has been described in connection with preferred embodiments thereof, it will be appreciated by those skilled in the art that various changes can be made without departing from its spirit. For example, although preferably the features of the invention are incorporated into a cathode-luminescent flat panel display having cathodes of the field emission type, they are 10 applicable to other kinds of flat panel displays. Gates 17 through 19 also may be driven from electrical connections which are diffused or extend through the backing structure 13. Moreover, although a specific addressing technique and circuitry 15 are described, it will be appreciated that the invention is equally applicable to other matrixaddressing arrangements. It is intended that the coverage afforded applicant be defined by the claims and the equivalent language and structure. 20

10

WHAT THE CLAIMS ARE:

- 1. A flat panel display comprising:
 - A. a backing structure;
 - B. A transparent face structure;
- C. A matrix array of individually addressable light generating means positioned between said backing structure and said face structure
- D. electrical drive means for energizing selected light generating means of said array; and
 - E. separate electrical connections for each of said light generating means extending through said backing structure.
- 2. A flat panel display according to

 claim 1 wherein said matrix array of individually addressable light generating means includes individually addressable cathodes positioned between said backing structure and said face structure, and luminescing means at said transparent face structure

 which reacts to bombardment by electrons emanating from said cathodes by emitting visible light, which luminescing means includes electrically conductive means for attracting electrons.
- 3. A flat panel display according to
 25 claim 2 wherein each of said cathodes includes:

 A. an electrically conductive base at said backing structure having one or a multitude of spaced apart electron emitting tips projecting therefrom:
- B. an electrically conductive gate positioned adjacent said tips to generate and control electron emission therefrom, said gate

20

25

including apertures through which electrons emitted by said tips may pass; and

- C. a first electrical insulating layer electrically separating said base from said gate.
- 4. A flat panel display according to claim 3 wherein said base drive means is electrically connected to the bases of said array to individually energize a sequence of said bases defining one of a plurality of first paths; and said gate drive means is electrically connected to the gates of said array to individually energize a sequence of said gates defining one of a plurality of second paths crossing said first plurality of paths.
 - 5. A flat panel display according to claim 4 which is a chromatic display and wherein each pixel thereof includes three cathodes having bases which are physically separated from one another.
 - 6. A flat panel display according to claim 2 wherein the interelectrode spacing between said cathodes and said electrically conductive means is equal to or less than the mean free path of electrons in said interelectrode spacing.
 - 7. A flat panel display according to claim 3 wherein said first electrical insulating layer is a solid dielectric.
- 8. A flat panel display according to 30 claim 1 wherein said backing structure is of a

10

25

semiconductive material at said matrix array and each of said electrical connections extending through said backing structure is a conductive section extending through said semiconductive material.


- 9. A flat panel display according to claim 8 wherein said semiconductive material is of an n type material adjacent the conductive section and said section is of a p type, so that when a negative potential is applied to said electrical connection, a reverse bias pn junction is formed which will electrically isolate the conductive section from adjacent conductive sections and thereby provide an insulation barrier.
- 10. A flat panel display according to claim 8 wherein the semiconductive material of said backing structure is silicon and said conductive section for each of said cathodes includes aluminum diffused through said silicon.
- 20 11. A flat panel display according to claim 2 wherein said display is a color display made up of a matrix of color pixels, each one of which includes three of said cathodes.
 - 12. A flat panel display comprising:
 - A. a backing structure;
 - B. a transparent face structure;
 - C. a matrix array of individually addressable cathodes positioned between said backing structure and said face structure;
- D. luminescing means at said transparent face structure which reacts to


10

bombardment by electrons emanating from said cathodes by emitting visible light, which luminescing means includes electrically conductive means for attracting electrons;


- E. electrical drive means for energizing selected cathodes in said array;
 - F. a vacuum in the interelectrode space between said array of cathodes and said conductive means electrically insulating said array from said conductive means; and
 - G. the distance between said array and said conductive means being equal to or less than the mean free path of electrons at the pressure in the interelectrode space.
- 13. A flat panel display according to claim 12 wherein each of said individually addressable cathodes includes:
- A. an electrically conductive base at said backing structure having a multitude of spaced apart electron emitting tips projecting therefrom;
- B. an electrically conductive gate positioned adjacent said tips to generate and control electron emission therefrom, said gate including apertures through which electrons emitted by said tips may pass; and
 - C. a first electrical insulating layer electrically separating said base from said gate.


1/4





J19. 4





INTERNATIONAL SEARCH REPORT

International Application No PCT/US 87/01747

I. CLAS	SIFICATION OF SUBJECT MATTER (if several clas	sification symbols apply, indicate all) ⁶						
According to International Patent Classification (IPC) or to both National Classification and IPC								
IPC ⁴ : H 01 J 31/12								
II. FIELD	S SEARCHED							
	Minimum Docum	entation Searched 7						
Classificat	ion System	Classification Symbols						
IPC ⁴ H 01 J 31/00								
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched *								
	IMENTS CONSIDERED TO BE RELEVANT		1					
Category *	Citation of Document, 11 with Indication, where ap	propriate, of the relevant passages 12	Relevant to Claim No. 13					
A	EP, A, 0172089 (COMMISSA ATOMIQUE) 19 Februar see claims; figure 3		1,12					
A .	FR, A, 2536889 (MAN MASO AUGSBURG-NÜRNBERG) 1 see claims	1,12						
Α	Electronics, volume 59, 1986, (New York, US) R.T. Gallagher: "Fla built that could com page 18							
	see whole article 		1,12					
A	EP, A, 0155895 (LABORATOIRE D'ETUDES DES SURFACES, MARSEILLE) 25 September 1985							
A	US, A, 3665241 (SPINDT et al.) 23 May 1972 cited in the application							
		· -						
**Special categories of cited documents: 10 "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the International filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "V" decument of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is combined with one or more other such document is combined with one or more other such document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "E" later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "E" document published after the International filing date or priority date and not in conflict with the application or theory underlying the invention. "X" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "E" document member of the same patent family								
11050								
International Searching Authority EUROPEAN PATENT OFFICE Signature of Authorized Office M. VAN MO.								

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON

INTERNATIONAL APPLICATION NO. PCT/US 87/01747 (SA 18396)

This Annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 24/11/87

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP-A- 0172089	19/02/86	FR-A- 2568394 JP-A- 61221783	31/01/86 02/10/86
FR-A- 2536889	01/06/84	DE-A,C 3243596 JP-A- 59105252 US-A- 4575765	30/05/84 18/06/84 11/03/86
EP-A- 0155895	25/09/85	FR-A,B 2561019 JP-A- 61023479	13/09/85 31/01/86
US-A- 3665241	23/05/72	US-A- 3812559	28/05/74