

US009472265B2

(12) United States Patent Manning

(54) APPARATUSES AND METHODS FOR PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY

(71) Applicant: **Micron Technology, Inc.**, Boise, ID (US)

(72) Inventor: Troy A. Manning, Meridian, ID (US)

(73) Assignee: **Micron Technology, Inc.**, Boise, ID

(US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/878,452

(22) Filed: Oct. 8, 2015

(65) Prior Publication Data

US 2016/0027497 A1 Jan. 28, 2016

Related U.S. Application Data

- (63) Continuation of application No. 13/784,219, filed on Mar. 4, 2013, now Pat. No. 9,158,667.
- (51) Int. Cl.

 G11C 7/00 (2006.01)

 G11C 11/4091 (2006.01)

 G06F 12/00 (2006.01)

 G11C 7/10 (2006.01)

 G11C 15/00 (2006.01)

 G11C 7/06 (2006.01)

 (Continued)

(52) U.S. Cl.

(10) Patent No.: US 9,472,265 B2

(45) **Date of Patent:** Oct. 18, 2016

(58) Field of Classification Search CPC G11C 11/4045; G11C 29/783; G11C

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

4,380,046 A 4/1983 Fung et al. 4,435,792 A 3/1984 Bechtolsheim (Continued)

FOREIGN PATENT DOCUMENTS

CN 102141905 8/2011 EP 0214718 3/1987 (Continued)

OTHER PUBLICATIONS

Notice of Preliminary Rejection for related Korea Patent Application No. 10-2015-7027181, dated Nov. 24, 2015, 5 pages.


(Continued)

Primary Examiner — Shawki S Ismail
Assistant Examiner — Muhammad S Islam
(74) Attorney, Agent, or Firm — Brooks, Cameron & Huebsch, PLLC

(57) ABSTRACT

The present disclosure includes apparatuses and methods related to performing logical operations using sensing circuitry. An example apparatus comprises an array of memory cells and sensing circuitry coupled to the array. The sensing circuitry is configured to perform a logical operation using a data value stored in a first memory cell coupled to a sense line as a first input and a data value stored in a second memory cell coupled to the sense line as a second input. The sensing circuitry is configured to perform the logical operation without transferring data via a sense line address access.

20 Claims, 4 Drawing Sheets



US 9,472,265 B2

Page 2

(51)	Int. Cl.			6,894,549	В2	5/2005	Eliason
(01)	G11C 11/4093	3	(2006.01)	6,943,579	B1	9/2005	Hazanchuk et al.
	G11C 11/4094		(2006.01)	6,948,056 6,950,77		9/2005	Roth Fan et al.
	G11C 11/40/4	•	(2000.01)	6,950,89			Merritt et al.
(56)		Referen	ces Cited	6,956,770	B2	10/2005	Khalid et al.
` '				6,961,272			Schreck
	U.S. F	PATENT	DOCUMENTS	6,965,643 6,985,39		1/2005	Smith et al.
	4,435,793 A	3/1984	Oshii	6,987,693			Cernea et al.
	4,727,474 A		Batcher	7,020,01			Chen et al.
	4,843,264 A		Galbraith	7,028,170 7,045,834			Saulsbury Tran et al.
	4,958,378 A	9/1990		7,043,83			Shiah et al.
	4,977,542 A 5,023,838 A		Matsuda et al. Herbert	7,061,81	7 B2		Raad et al.
	5,034,636 A		Reis et al.	7,079,40			Dimitrelis
	5,201,039 A		Sakamura	7,173,85° 7,187,58:			Kato et al. Li et al.
	5,210,850 A 5,253,308 A		Kelly et al. Johnson	7,196,92		3/2007	
	5,325,519 A		Long et al.	7,260,565			Lee et al.
	5,367,488 A	11/1994		7,260,672 7,372,713		5/2007	Garney Han
	5,379,257 A 5,386,379 A		Matsumura et al. Ali-Yahia et al.	7,400,532		7/2008	Aritome
	5,398,213 A		Yeon et al.	7,406,49		7/2008	
	5,440,482 A	8/1995		7,447,720 7,454,45			Beaumont Beaumont
	5,446,690 A 5,473,576 A		Tanaka et al.	7,457,18			Lee et al.
	5,475,576 A 5,481,500 A	1/1995	Reohr et al.	7,463,50	B2	12/2008	
	5,485,373 A		Davis et al.	7,535,769 7,546,439		5/2009 6/2009	Chung
	5,506,811 A		McLaury	7,562,19			Noda et al.
	5,615,404 A 5,638,128 A		Knoll et al. Hoogenboom	7,574,460			Beaumont
	5,638,317 A	6/1997		7,602,64			Li et al.
	5,654,936 A	8/1997		7,603,603 7,663,923		10/2009 2/2010	Tsai et al.
	5,678,021 A 5,724,291 A		Pawate et al. Matano	7,685,36	B2		Rajwar et al.
	5,724,291 A 5,724,366 A		Furutani	7,692,460		4/2010	Ahmadi
	5,751,987 A	5/1998	Mahant-Shetti et al.	7,752,41° 7,791,96			Manczak et al. Noda et al.
	5,787,458 A	7/1998		7,796,439		9/2010	
	5,854,636 A 5,867,429 A		Watanabe et al. Chen et al.	7,796,453	B2	9/2010	Riho et al.
	5,870,504 A		Nemoto et al.	7,805,58			Van Dyke et al.
	5,915,084 A		Wendell	7,808,854 7,827,372		10/2010 11/2010	Bink et al.
	5,935,263 A 5,986,942 A		Keeth et al. Sugibayashi	7,869,27	B2	1/2011	Lee et al.
	5,991,209 A	11/1999	Chow	7,898,864		3/2011	
	5,991,785 A		Alidina et al.	7,924,623 7,937,533			Danon et al. Ozer et al.
	6,005,799 A 6,009,020 A	12/1999 12/1999		7,957,200			Bauser
	6,092,186 A		Betker et al.	7,979,66			Allen et al.
	6,122,211 A *	9/2000	Morgan G11C 7/06	7,996,749 8,042,082			Ding et al. Solomon
	6,125,071 A	0/2000	365/149 Kohno et al.	8,045,39		10/2011	Mokhlesi
	6,134,164 A		Lattimore et al.	8,059,43		11/2011	Chang et al.
	6,147,514 A	11/2000	Shiratake	8,095,823 8,117,463			Hirotsu et al. Snapp et al.
	6,151,244 A 6,157,578 A	11/2000 12/2000	Fujino et al.	8,130,58			Shimano
			Adams et al.	8,164,94			Gebara et al.
	6,166,942 A		Vo et al.	8,208,323 8,213,243		6/2012	Hong Moon et al.
	6,172,918 B1		Hidaka	8,223,56		7/2012	
	6,175,514 B1 6,181,698 B1		Henderson et al. Hariguchi	8,238,17	B2	8/2012	Akerib et al.
	6,208,544 B1		Beadle et al.	8,274,84 8,279,68			Shimano et al.
	6,226,215 B1	5/2001		8,310,884		10/2012	Iwai et al.
	6,301,153 B1 6,301,164 B1		Takeuchi et al. Manning et al.	8,332,36	B2	12/2012	Bhattacherjee et al.
	6,304,477 B1	10/2001		8,339,824		12/2012	
	6,389,507 B1		Sherman	8,339,883 8,347,154			Yu et al. Bahali et al.
	6,418,498 B1 6,466,499 B1		Martwick Blodgett	8,351,292			Matano
	6,510,098 B1	1/2003	Taylor	8,356,14		1/2013	Hessel et al.
	6,563,754 B1	5/2003	Lien et al.	8,417,92 8,462,533			Gonion et al.
	6,578,058 B1 6,731,542 B1		Nygaard Le et al.	8,462,532 8,484,270			Argyres Carlson et al.
	6,754,746 B1		Leung et al.	8,495,43		7/2013	
	6,768,679 B1	7/2004	Le et al.	8,503,250	B2	8/2013	Demone
	6,807,614 B2	10/2004		8,526,239		9/2013	
	6,816,422 B2 6,819,612 B1	11/2004	Hamade et al.	8,533,24: 8,555,03'		9/2013	Cheung Gonion
	0,012,012 DI	11/2007	. Tonto	0,555,05	1)2	10/2013	Comon

(56)		Referen	ices Cited	2011/0267883 A1 11/2011 Lee et al.
	U.S. 1	PATENT	DOCUMENTS	2011/0317496 A1 12/2011 Bunce et al. 2012/0005397 A1 1/2012 Lim et al. 2012/0017039 A1 1/2012 Margetts
8,599,613	В2	12/2013	Abiko et al.	2012/0023281 A1 1/2012 Kawasaki et al.
8,605,015	B2	12/2013	Guttag et al.	2012/0120705 A1 5/2012 Mitsubori et al. 2012/0134216 A1 5/2012 Singh
8,625,376 8,644,101			Jung et al. Jun et al.	2012/0134210 A1
8,650,232			Stortz et al.	2012/0134226 A1* 5/2012 Chow G11C 7/08
8,873,272		10/2014		365/207 2012/0182798 A1 7/2012 Hosono et al.
8,964,496 8,971,124		2/2015 3/2015	Manning Manning	2012/0195146 A1 8/2012 Jun et al.
9,015,390	B2	4/2015	Klein	2012/0198310 A1 8/2012 Tran et al.
9,047,193 9,165,023			Lin et al. Moskovich et al.	2012/0246380 A1 9/2012 Akerib et al. 2012/0265964 A1 10/2012 Murata et al.
2001/0007112			Porterfield	2012/0281486 A1 11/2012 Rao et al.
2001/0008492			Higashiho	2012/0303627 A1 11/2012 Keeton et al. 2013/0003467 A1 1/2013 Klein
2001/0010057 2001/0028584			Yamada Nakayama et al.	2013/0061006 A1 3/2013 Hein
2001/0043089			Forbes G11C 11/4091	2013/0107623 A1 5/2013 Kavalipurapu et al.
2002/0050255	A 1	5/2002	327/67	2013/0117541 A1 5/2013 Choquette et al. 2013/0124783 A1 5/2013 Yoon et al.
2002/0059355 2003/0167426			Peleg et al. Slobodnik	2013/0132702 A1 5/2013 Patel et al.
2003/0222879	A1	12/2003	Lin et al.	2013/0138646 A1 5/2013 Sirer et al. 2013/0163362 A1 6/2013 Kim
2004/0073592 2004/0073773			Kim et al. Demjanenko	2013/0103302 A1
2004/0085840			Vali et al.	2013/0205114 A1 8/2013 Badam et al.
2004/0095826 2004/0154002		5/2004	Perner Ball et al.	2013/0219112 A1 8/2013 Okin et al. 2013/0227361 A1 8/2013 Bowers et al.
2004/0134002			Srinivasan	2013/0283122 A1 10/2013 Anholt et al.
2004/0240251	A1		Nozawa et al.	2013/0286705 A1 10/2013 Grover et al. 2013/0326154 A1 12/2013 Haswell
2005/0015557 2005/0078514		1/2005 4/2005	Wang et al. Scheuerlein et al.	2013/0320134 A1 12/2013 Haswell 2013/0332707 A1 12/2013 Gueron et al.
2005/0097417			Agrawal et al.	2014/0185395 A1 7/2014 Seo
2006/0047937			Selvaggi et al.	2014/0215185 A1 7/2014 Danielsen 2014/0250279 A1 9/2014 Manning
2006/0069849 2006/0101231			Rudelic Higashida	2014/0344934 A1 11/2014 Jorgensen
2006/0146623	A1	7/2006	Mizuno et al.	2015/0134713 A1 5/2015 Wheeler
2006/0149804 2006/0181917			Luick et al. Kang et al.	2015/0324290 A1 11/2015 Leidel 2015/0325272 A1 11/2015 Murphy
2006/0215432			Wickeraad et al.	2015/0356006 A1 12/2015 Perner
2006/0225072			Lari et al.	EODEICNI DATENIT DOCUMENTO
2006/0291282 2007/0103986		5/2007	Liu et al. Chen	FOREIGN PATENT DOCUMENTS
2007/0171747			Hunter et al.	EP 2026209 2/2009
2007/0180006 2007/0180184			Gyoten et al. Sakashita et al.	JP H0831168 2/1996 JP 2006127460 5/2006
2007/0195602	A1	8/2007	Fong et al.	JP 2007206849 8/2007
2007/0285131		12/2007 12/2007		JP 2009259193 11/2009
2007/0285979 2007/0291532		12/2007		KR 10-0211482 8/1998 KR 10-2010-0134235 12/2010
2008/0025073			Arsovski	KR 10-2013-0049421 5/2013
2008/0037333 2008/0052711			Kim et al. Forin et al.	WO 0165359 9/2001 WO 2010079451 7/2010
2008/0137388	A1	6/2008	Krishnan et al.	WO 2013062596 5/2013
2008/0165601 2008/0178053			Matick et al. Gorman et al.	WO 2013081588 6/2013 WO 2013005502 6/2013
2008/0215937		9/2008	Dreibelbis et al.	WO 2013095592 6/2013
2009/0067218			Graber	OTHER PUBLICATIONS
2009/0154238 2009/0154273		6/2009 6/2009	Borot et al.	OTTER TOBELOTIE
2009/0254697	A1	10/2009	Akerib	Dybdahl, et al., "Destructive-Read in Embedded DRAM, Impact on
2010/0067296 2010/0091582		3/2010	Li Vali et al.	Power Consumption," Apr. 2006, (10 pgs.), vol. 2, Issue 2, Journal of Embedded Computing-Issues in embedded single-chip multicore
2010/0031382			Lavi et al.	architectures.
2010/0210076			Gruber et al.	Kogge, et al., "Processing In Memory: Chips to Petaflops," May 23,
2010/0226183 2010/0308858		9/2010 12/2010	Noda et al.	1997, (8 pgs.), retrieved from: http://www.cs.ucf.edu/courses/
2010/0332895	A1	12/2010	Billing et al.	cda5106/summer02/papers/kogge97PIM.pdf. Draper, et al., "The Architecture of the DIVA Processing-In-
2011/0008492	A1*	1/2011	Broe A23C 19/04 426/36	Memory Chip," Jun. 22-26, 2002, (12 pgs.), ICS '02, retrieved
2011/0051523	A1	3/2011	Manabe et al.	from: http://www.isi.edu/~draper/papers/ics02.pdf.
2011/0063919			Chandrasekhar et al.	Adibi, et al., "Processing-In-Memory Technology for Knowledge
2011/0093662 2011/0103151			Walker et al. Kim et al.	Discovery Algorithms," Jun. 25, 2006, (10 pgs.), Proceeding of the Second International Workshop on Data Management on New
2011/0119467			Cadambi et al.	Hardware, retrieved from: http://www.cs.cmu.edu/~damon2006/
2011/0122695			Li et al.	pdf/adibi06inmemory.pdf.
2011/0140741 2011/0219260			Zerbe et al. Nobunaga et al.	U.S. Appl. No. 13/449,082, entitled, "Methods and Apparatus for Pattern Matching," filed Apr. 17, 2012, (37 pgs.).

(56) References Cited

OTHER PUBLICATIONS

U.S. Appl. No. 13/743,686, entitled, "Weighted Search and Compare in a Memory Device," filed Jan. 17, 2013, (25 pgs.).

U.S. Appl. No. 13/774,553, entitled, "Neural Network in a Memory Device,", filed Feb. 22, 2013, (63 pgs.).

U.S. Appl. No. 13/774,636, entitled, "Memory as a Programmable Logic Device,", filed Feb. 22, 2013, (30 pgs.).

U.S. Appl. No. 13/796,189, entitled, "Performing Complex Arithmetic Functions in a Memory Device,", filed Mar. 12, 2013, (23 pgs.)

International Search Report and Written Opinion for related PCT Application No. PCT/US2014/017259, dated May 27, 2014, 13 pages.

International Search Report and Written Opinion for related PCT Patent Application No. PCT/US2014/049881, dated Nov. 17, 2014, 11 pages.

Office Action for related Taiwan Patent Application No. 103107275, dated Jul. 31, 2015, 15 pages.

Office Action for U.S. Appl. No. 13/962,399, dated Sep. 17, 2015, 7 pages.

Office Action for related China Patent Application No. 201480011890.4, dated Mar. 2, 2016, 10 pages.

Office Action for related Japan Patent Application No. 2015-560213, dated Feb. 9, 2016, 8 pages.

Notice of Preliminary Rejection for Korea Patent Application No. 10-2016-7005826, dated Apr. 12, 2016, 11 pages.

Boyd et al, "On the General Applicability of Instruction-Set Randomization", Jul.-Sep. 2010, (14 pgs.), vol. 7, Issue 3, IEEE Transactions on Dependable and Secure Computing.

Stojmenovic, "Multiplicative Circulant Networks Topological Properties and Communication Algorithms", (25 pgs.), Discrete Applied Mathematics 77 (1997) 281-305.

"4.9.3 MINLOC and MAXLOC", Jun. 12, 1995, (5pgs.), Message Passing Interface Forum 1.1, retrieved from http://www.mpi-forum.org/docs/mpi-1.1/mpi-11-html/node79.html.

Derby, et al., "A High-Performance Embedded DSP Core with Novel SIMD Features", Apr. 6-10, 2003, (4 pgs), vol. 2, pp. 301-304, 2003 IEEE International Conference on Accoustics, Speech, and Signal Processing.

Debnath, Biplob, Bloomflash: Bloom Filter on Flash-Based Storage, 2011 31st Annual Conference on Distributed Computing Systems, Jun. 20-24, 2011, 10 pgs.

Pagiamtzis, Kostas, "Content-Addressable Memory Introduction", Jun. 25, 2007, (6 pgs.), retrieved from: http://www.pagiamtzis.com/cam/camintro.

Pagiamtzis, et al, "Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey", Mar. 2006, (16 pgs.), vol. 41, No. 3, IEEE Journal of Solid-State Circuits.

International Search Report and Written Opinion for PCT Application No. PCT/US2013/043702, mailed Sep. 26, 2013, (11 pgs.).

Elliot, et al., "Computational RAM: Implementing Processors in Memory", Jan.-Mar. 1999, (10 pgs.), vol. 16, Issue 1, IEEE Design and Test of Computers Magazine.

Office Action for U.S. Appl. No. 15/051,112, dated Jul. 11, 2016, 8 pages.

Notice of Rejection for Japan Patent Application No. 2016-515939, dated Jul. 26, 2016, 7 pages.

Notice of Rejection for related Korea Patent Application No. 10-2016-7017172, dated Jul. 12, 2016, 7 pages.

* cited by examiner






Fig. 1








Fig. 3

APPARATUSES AND METHODS FOR PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY

PRIORITY INFORMATION

This application is a Continuation of U.S. application Ser. No. 13/784,219, filed Mar. 4, 2013, which issues as U.S. Pat. No. 9,158,667 on Oct. 13, 2015, the contents of which are included herein by reference.

TECHNICAL FIELD

The present disclosure relates generally to semiconductor memory and methods, and more particularly, to apparatuses 15 and methods related to performing logical operations using sensing circuitry.

BACKGROUND

Memory devices are typically provided as internal, semiconductor, integrated circuits in computers or other electronic systems. There are many different types of memory including volatile and non-volatile memory. Volatile memory can require power to maintain its data (e.g., host 25 data, error data, etc.) and includes random access memory (RAM), dynamic random access memory (DRAM), static random access memory (SRAM), synchronous dynamic random access memory (SDRAM), and thyristor random access memory (TRAM), among others. Non-volatile 30 memory can provide persistent data by retaining stored data when not powered and can include NAND flash memory, NOR flash memory, and resistance variable memory such as phase change random access memory (PCRAM), resistive random access memory (RRAM), and magnetoresistive 35 random access memory (MRAM), such as spin torque transfer random access memory (STT RAM), among others.

Electronic systems often include a number of processing resources (e.g., one or more processors), which may retrieve and execute instructions and store the results of the executed 40 instructions to a suitable location. A processor can comprise a number of functional units such as arithmetic logic unit (ALU) circuitry, floating point unit (FPU) circuitry, and/or a combinatorial logic block, for example, which can be used to execute instructions by performing logical operations 45 such as AND, OR, NOT, NAND, NOR, and XOR logical operations on data (e.g., one or more operands). For example, the functional unit circuitry (FUC) may be used to perform arithmetic operations such as addition, subtraction, multiplication, and/or division on operands.

A number of components in an electronic system may be involved in providing instructions to the FUC for execution. The instructions may be generated, for instance, by a processing resource such as a controller and/or host processor. Data (e.g., the operands on which the instructions will be 55 executed) may be stored in a memory array that is accessible by the FUC. The instructions and/or data may be retrieved from the memory array and sequenced and/or buffered before the FUC begins to execute instructions on the data. Furthermore, as different types of operations may be 60 executed in one or multiple clock cycles through the FUC, intermediate results of the instructions and/or data may also be sequenced and/or buffered.

In many instances, the processing resources (e.g., processor and/or associated FUC) may be external to the memory 65 array, and data is accessed via a bus between the processing resources and the memory array to execute a set of instruc-

2

tions. Processing performance may be improved in a processor-in-memory (PIM) device, in which a processor may be implemented internal and/or near to a memory (e.g., directly on a same chip as the memory array), which may conserve time and power in processing. However, such PIM devices may have various drawbacks such as an increased chip size. Moreover, such PIM devices may still consume undesirable amounts of power in association with performing logical operations (e.g., compute functions).

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of an apparatus in the form of a computing system including a memory system in accordance with a number of embodiments of the present disclosure.

FIG. 2A illustrates a schematic diagram of a portion of a memory array coupled to sensing circuitry in accordance with a number of embodiments of the present disclosure.

FIG. 2B illustrates a timing diagram associated with performing a logical operation using sensing circuitry in accordance with a number of embodiments of the present disclosure.

FIG. 3 illustrates a schematic diagram of a portion of sensing circuitry in accordance with a number of embodiments of the present disclosure.

DETAILED DESCRIPTION

The present disclosure includes apparatuses and methods related to performing logical operations using sensing circuitry. An example apparatus comprises an array of memory cells and sensing circuitry coupled to the array. The sensing circuitry is configured to perform a logical operation using a data value stored in a first memory cell coupled to a sense line as a first input and a data value stored in a second memory cell coupled to the sense line as a second input. The sensing circuitry is configured to perform the logical operation without transferring data via a sense line address access.

A number of embodiments of the present disclosure can provide improved parallelism and/or reduced power consumption in association with performing compute functions as compared to previous systems such as previous PIM systems and systems having an external processor (e.g., a processing resource located external from a memory array, such as on a separate integrated circuit chip). For instance, a number of embodiments can provide for performing fully complete compute functions such as integer add, subtract, multiply, divide, and CAM (content addressable memory) functions without transferring data out of the memory array and sensing circuitry via a bus (e.g., data bus, address bus, control bus), for instance. Such compute functions can involve performing a number of logical operations (e.g., AND, NOT, NOR, NAND, XOR, etc.). However, embodiments are not limited to these examples. For instance, performing logical operations can include performing a number of non-boolean logic operations such as copy, compare, destroy, etc.

In previous approaches, data may be transferred from the array and sensing circuitry (e.g., via a bus comprising input/output (I/O) lines) to a processing resource such as a processor, microprocessor, and/or compute engine, which may comprise ALU circuitry and/or other functional unit circuitry configured to perform the appropriate logical operations. However, transferring data from a memory array and sensing circuitry to such processing resource(s) can involve significant power consumption. Even if the process-

ing resource is located on a same chip as the memory array, significant power can be consumed in moving data out of the array to the compute circuitry, which can involve performing a sense line address access (e.g., firing of a column decode signal) in order to transfer data from sense lines onto I/O 5 lines, moving the data to the array periphery, and providing the data to the compute function.

Furthermore, the circuitry of the processing resource(s) (e.g., compute engine) may not conform to pitch rules associated with a memory array. For example, the cells of a 10 memory array may have a 4F² or 6F² cell size, where "F" is a feature size corresponding to the cells. As such, the devices (e.g., logic gates) associated with ALU circuitry of previous PIM systems may not be capable of being formed on pitch with the memory cells, which can affect chip size and/or 15 memory density, for example.

In the following detailed description of the present disclosure, reference is made to the accompanying drawings that form a part hereof, and in which is shown by way of illustration how one or more embodiments of the disclosure 20 may be practiced. These embodiments are described in sufficient detail to enable those of ordinary skill in the art to practice the embodiments of this disclosure, and it is to be understood that other embodiments may be utilized and that process, electrical, and/or structural changes may be made 25 without departing from the scope of the present disclosure. As used herein, the designator "N," particularly with respect to reference numerals in the drawings, indicates that a number of the particular feature so designated can be included. As used herein, "a number of" a particular thing 30 can refer to one or more of such things (e.g., a number of memory arrays can refer to one or more memory arrays).

The figures herein follow a numbering convention in which the first digit or digits correspond to the drawing figure number and the remaining digits identify an element or components between different figures may be identified by the use of similar digits. For example, 130 may reference element "30" in FIG. 1, and a similar element may be referenced as 230 in FIG. 2. As will be appreciated, elements shown in the various embodiments herein can be added, exchanged, and/or eliminated so as to provide a number of additional embodiments of the present disclosure. In addition, as will be appreciated, the proportion and the relative scale of the elements provided in the figures are intended to illustrate 45 certain embodiments of the present invention, and should not be taken in a limiting sense.

FIG. 1 is a block diagram of an apparatus in the form of a computing system 100 including a memory device 120 in accordance with a number of embodiments of the present 50 disclosure. As used herein, a memory device 120, a memory array 130, and/or sensing circuitry 150 might also be separately considered an "apparatus."

System 100 includes a host 110 coupled to memory device 120, which includes a memory array 130. Host 110 55 can be a host system such as a personal laptop computer, a desktop computer, a digital camera, a mobile telephone, or a memory card reader, among various other types of hosts. Host 102 can include a system motherboard and/or backplane and can include a number of processing resources (e.g., one or more processors, microprocessors, or some other type of controlling circuitry). The system 100 can include separate integrated circuits or both the host 110 and the memory device 120 can be on the same integrated circuit. The system 100 can be, for instance, a server system 65 and/or a high performance computing (HPC) system and/or a portion thereof. Although the example shown in FIG. 1

4

illustrates a system having a Von Neumann architecture, embodiments of the present disclosure can be implemented in non-Von Neumann architectures (e.g., a Turing machine), which may not include one or more components (e.g., CPU, ALU, etc.) often associated with a Von Neumann architecture

For clarity, the system 100 has been simplified to focus on features with particular relevance to the present disclosure. The memory array 130 can be a DRAM array, SRAM array, STT RAM array, PCRAM array, TRAM array, RRAM array, NAND flash array, and/or NOR flash array, for instance. The array 130 can comprise memory cells arranged in rows coupled by access lines (which may be referred to herein as word lines or select lines) and columns coupled by sense lines (which may be referred to herein as digit lines or data lines). Although a single array 130 is shown in FIG. 1, embodiments are not so limited. For instance, memory device 120 may include a number of arrays 130 (e.g., a number of banks of DRAM cells). An example DRAM array is described in association with FIG. 2.

The memory device 120 includes address circuitry 142 to latch address signals provided over an I/O bus 156 (e.g., a data bus) through I/O circuitry 144. Address signals are received and decoded by a row decoder 146 and a column decoder 152 to access the memory array 130. Data can be read from memory array 130 by sensing voltage and/or current changes on the sense lines using sensing circuitry 150. The sensing circuitry 150 can read and latch a page (e.g., row) of data from the memory array 130. The I/O circuitry 144 can be used for bi-directional data communication with host 110 over the I/O bus 156. The write circuitry 148 is used to write data to the memory array 130.

Control circuitry 140 decodes signals provided by control bus 154 from the host 110. These signals can include chip enable signals, write enable signals, and address latch signals that are used to control operations performed on the memory array 130, including data read, data write, and data erase operations. In various embodiments, the control circuitry 140 is responsible for executing instructions from the host 110. The control circuitry 140 can be a state machine, a sequencer, or some other type of controller.

An example of the sensing circuitry 150 is described further below in association with FIGS. 2 and 3. For instance, in a number of embodiments, the sensing circuitry 150 can comprise a number of sense amplifiers (e.g., sense amplifier 206 shown in FIG. 2 or sense amplifier 306 shown in FIG. 3) and a number of compute components, which may comprise an accumulator (e.g., compute component 231 shown in FIG. 2) and can be used to perform logical operations (e.g., on data associated with complementary sense lines). In a number of embodiments, the sensing circuitry (e.g., 150) can be used to perform logical operations using data stored in array 130 as inputs and store the results of the logical operations back to the array 130 without transferring via a sense line address access (e.g., without firing a column decode signal). As such, various compute functions can be performed within using sensing circuitry 150 rather than being performed by processing resources external to the sensing circuitry (e.g., by a processor associated with host 110 and/or other processing circuitry, such as ALU circuitry, located on device 120 (e.g., on control circuitry 140 or elsewhere)). In various previous approaches, data associated with an operand, for instance, would be read from memory via sensing circuitry and provided to external ALU circuitry via local I/O lines. The external ALU circuitry would perform compute functions using the operands and the result would be transferred back

to the array via the local I/O lines. In contrast, in a number of embodiments of the present disclosure, sensing circuitry (e.g., 150) is configured to perform logical operations on data stored in memory (e.g., array 130) and store the result to the memory without enabling a local I/O line coupled to 5 the sensing circuitry.

As such, in a number of embodiments, circuitry external to array 130 and sensing circuitry 150 is not needed to perform compute functions as the sensing circuitry 150 can perform the appropriate logical operations to perform such compute functions without the use of an external processing resource. Therefore, the sensing circuitry 150 may be used compliment and/or to replace, at least to some extent, such an external processing resource (or at least the bandwidth of $_{15}$ such an external processing resource). However, in a number of embodiments, the sensing circuitry 150 may be used to perform logical operations (e.g., to execute instructions) in addition to logical operations performed by an external processing resource (e.g., host 110). For instance, host 110 20 and/or sensing circuitry 150 may be limited to performing only certain logical operations and/or a certain number of logical operations.

FIG. 2 illustrates a schematic diagram of a portion of a memory array 230 coupled to sensing circuitry in accor- 25 dance with a number of embodiments of the present disclosure. In this example, the memory array 230 is a DRAM array of 1T1C (one transistor one capacitor) memory cells each comprised of an access device 202 (e.g., transistor) and a storage element 203 (e.g., a capacitor). In a number of embodiments, the memory cells are destructive read memory cells (e.g., reading the data stored in the cell destroys the data such that the data originally stored in the cell is refreshed after being read). The cells of array 230 are 35 arranged in rows coupled by word lines 204-0 (Row0), 204-1 (Row1), 204-2, (Row2) 204-3 (Row3), . . . , 204-N (RowN) and columns coupled by sense lines (e.g., digit lines) 205-1 (D) and 205-2 (D_). In this example, each column of cells is associated with a pair of complementary 40 sense lines 205-1 (D) and 205-2 (D). Although only a single column of memory cells is illustrated in FIG. 2A, embodiments are not so limited. For instance, a particular array may have a number of columns of memory cells and/or sense lines (e.g., 4,096, 8,192, 16,384, etc.). A gate of a 45 particular memory cell transistor 202 is coupled to its corresponding word line 204-0, 204-1, 204-2, 204-3, ..., 204-N, a first source/drain region is coupled to its corresponding sense line 205-1, and a second source/drain region of a particular memory cell transistor is coupled to its 50 corresponding capacitor 203. Although not illustrated in FIG. 2A, the sense line 205-2 may also be coupled to a column of memory cells.

The array 230 is coupled to sensing circuitry in accordance with a number of embodiments of the present disclosure. In this example, the sensing circuitry comprises a sense amplifier 206 and a compute component 231. The sensing circuitry can be sensing circuitry 150 shown in FIG. 1. The sense amplifier 206 is coupled to the complementary sense lines D, D_ corresponding to a particular column of 60 memory cells. The sense amplifier 206 can be a sense amplifier such as sense amplifier 306 described below in association with FIG. 3. As such, the sense amp 206 can be operated to determine a state (e.g., logic data value) stored in a selected cell. Embodiments are not limited to the 65 example sense amplifier 206. For instance, sensing circuitry in accordance with a number of embodiments described

6

herein can include current-mode sense amplifiers and/or single-ended sense amplifiers (e.g., sense amplifiers coupled to one sense line).

In a number of embodiments, a compute component (e.g., 231) can comprise a number of transistors formed on pitch with the transistors of the sense amp (e.g., 206) and/or the memory cells of the array (e.g., 230), which may conform to a particular feature size (e.g., 4F², 6F², etc.). As described further below, the compute component 231 can, in conjunction with the sense amp 206, operate to perform various logical operations using data from array 230 as input and store the result back to the array 230 without transferring the data via a sense line address access (e.g., without firing a column decode signal such that data is transferred to circuitry external from the array and sensing circuitry via local I/O lines). As such, a number of embodiments of the present disclosure can enable performing logical operations and computing functions associated therewith using less power than various previous approaches. Additionally, since a number of embodiments eliminate the need to transfer data across local I/O lines in order to perform compute functions, a number of embodiments can enable an increased parallel processing capability as compared to previous approaches.

In the example illustrated in FIG. 2, the circuitry corresponding to compute component 231 comprises five transistors coupled to each of the sense lines D and D_; however, embodiments are not limited to this example. Transistors 207-1 and 207-2 have a first source/drain region coupled to sense lines D and D_, respectively, and a second source/drain region coupled to a cross coupled latch (e.g., coupled to gates of a pair of cross coupled transistors, such as cross coupled NMOS transistors 208-1 and 208-2 and cross coupled PMOS transistors 209-1 and 209-2. As described further herein, the cross coupled latch comprising transistors 208-1, 208-2, 209-1, and 209-2 can be referred to as a secondary latch (the cross coupled latch corresponding to sense amp 206 can be referred to herein as a primary latch).

The transistors 207-1 and 207-2 can be referred to as pass transistors, which can be enabled via respective signals 211-1 (Passd) and 211-2 (Passdb) in order to pass the voltages or currents on the respective sense lines D and D_ to the inputs of the cross coupled latch comprising transistors 208-1, 208-2, 209-1, and 209-2 (e.g., the input of the secondary latch). In this example, the second source/drain region of transistors 208-1 and 209-1 as well as to the gates of transistors 208-2 and 209-2. Similarly, the second source/drain region of transistors 207-2 is coupled to a first source/drain region of transistors 208-2 and 209-2 as well as to the gates of transistors 208-1 and 209-1 as well as to the gates of transistors 208-1 and 209-1.

A second source/drain region of transistor 208-1 and 208-2 is commonly coupled to a negative control signal 212-1 (Accumb). A second source/drain region of transistors 209-1 and 209-2 is commonly coupled to a positive control signal 212-2 (Accum). The Accum signal 212-2 can be a supply voltage (e.g., Vcc) and the Accumb signal can be a reference voltage (e.g., ground). Enabling signals 212-1 and 212-2 activates the cross coupled latch comprising transistors 208-1, 208-2, 209-1, and 209-2 corresponding to the secondary latch. The activated sense amp pair operates to amplify a differential voltage between common node 217-1 and common node 217-2 such that node 217-1 is driven to one of the Accum signal voltage and the Accumb signal voltage (e.g., to one of Vcc and ground), and node 217-2 is driven to the other of the Accum signal voltage and the Accumb signal voltage. As described further below, the signals 212-1 and 212-2 are labeled "Accum" and

"Accumb" because the secondary latch can serve as an accumulator while being used to perform a logical operation. In a number of embodiments, an accumulator comprises the cross coupled transistors 208-1, 208-2, 209-1, and 209-2 forming the secondary latch as well as the pass 5 transistors 207-1 and 208-2. As described further herein, in a number of embodiments, a compute component comprising an accumulator coupled to a sense amplifier can be configured to perform a logical operation that comprises performing an accumulate operation on a data value represented by a signal (e.g., voltage or current) on at least one of a pair of complementary sense lines.

The compute component 231 also includes inverting transistors 214-1 and 214-2 having a first source/drain region coupled to the respective digit lines D and D_. A 15 second source/drain region of the transistors 214-1 and 214-2 is coupled to a first source/drain region of transistors 216-1 and 216-2, respectively. The gates of transistors 214-1 and 214-2 are coupled to a signal 213 (InvD). The gate of transistor 216-1 is coupled to the common node 217-1 to 20 which the gate of transistor 208-2, the gate of transistor 209-2, and the first source/drain region of transistor 208-1 are also coupled. In a complementary fashion, the gate of transistor 216-2 is coupled to the common node 217-2 to which the gate of transistor 208-1, the gate of transistor 25 209-1, and the first source/drain region of transistor 208-2 are also coupled. As such, enabling signal InvD serves to invert the data value stored in the secondary latch and drives the inverted value onto sense lines 205-1 and 205-2.

In FIG. 2, the compute component 231 is configured to 30 perform an AND, NAND, and/or a NOT (e.g., invert) operation. The following example will demonstrate how a 3-input NAND operation can be performed using data stored in array 230 as the inputs, and how the result of the NAND operation can be stored in the array via operation of the 35 sensing circuitry (e.g., sense amp 206 and compute component 231). The example involves using the data values (e.g., logic 1 or logic 0) stored in the memory cells coupled to word lines 204-0, 204-1, and 204-2 and commonly coupled to sense line 205-1 as the respective inputs of a NAND 40 operation. The result of the NAND operation will be stored in the memory cell coupled to word line 204-3 and to sense line 205-1 (e.g., by overwriting the previous data value stored in the cell).

A first operation phase of the 3-input NAND operation 45 includes performing a sensing operation on the Row0 memory cell using sense amp 206 to determine its stored data value, which serves as a first input of the NAND operation. The sense amp 206 can operate in a similar manner as sense amp 306 described below in association 50 with FIG. 3. The sensing operation involves enabling Row0 (e.g., to activate the access transistor 202) and results in a voltage (e.g., Vcc) corresponding to a logic 1 or a voltage (e.g., ground) corresponding to a logic 0 being on sense line D (and the other voltage being on complementary sense line 55 D), such that the sensed data value is stored in the primary latch corresponding to sense amp 206. After the Row0 memory cell is sensed, the Passd and Passdb signals 211-1/211-2 are enabled and the Accumb and Accum signals 212-1/212-2 are enabled, which results in the sensed data 60 value stored in the Row0 memory cell being copied to the secondary latch corresponding to compute component 231. The Passd and Passdb signals are then disabled; however, the Accum and Accumb signals remain enabled (during the second, third, and fourth operation phase as described 65 below). Row0 is then disabled and equilibration occurs. As described below in association with FIG. 3, equilibration can

8

involve shorting the complementary sense lines D and D_together at an equilibration voltage, which can be Vcc/2, for instance. Equilibration can occur, for instance, prior to a memory cell sensing operation.

A second phase of the 3-input NAND operation includes performing a sensing operation on the Row1 memory cell using sense amp 206 to determine its stored data value, which serves as a second input of the NAND operation. As such, Row1 is enabled and the sense lines D and D_ are each driven to a different one of Vcc and ground. In this example, a Vcc voltage on sense line D corresponds to a logic 1 stored in a memory cell and a ground voltage on sense line D corresponds to a logic 0; however, embodiments are not limited to this example. After the Row1 memory cell is sensed, the Passd signal 211-1 is enabled while the Passdb signal 211-2 remains disabled (e.g., only Passd is enabled). Recall that the Accumb and Accum signals 212-1/212-2 remain enabled. If the data value stored in the Row1 memory cell is a logic 0, then the accumulated value associated with the secondary latch is asserted low such that the secondary latch stores logic 0. If the data value stored in the Row1 memory cell is not a logic 0, then the secondary latch retains its stored Row0 data value (e.g., a logic 1 or a logic 0). As such, in this example, the secondary latch is serving as a zeroes (0s) accumulator. The Passd signal is then disabled, Row1 is disabled, and equilibration occurs.

A third phase of the 3-input NAND operation includes performing a sensing operation on the Row2 memory cell using sense amp 206 to determine its stored data value, which serves as a third input of the NAND operation. As such, Row2 is enabled and the sense lines D and D are each driven to a different one of Vcc and ground. After the Row2 memory cell is sensed, the Passd signal 211-1 is enabled while the Passdb signal 211-2 remains disabled (e.g., only Passd is enabled). Recall that the Accumb and Accum signals 212-1/212-2 remain enabled. If the data value stored in the Row2 memory cell is a logic 0, then the accumulated value associated with the secondary latch is asserted low such that the secondary latch stores logic 0. If the data value stored in the Row2 memory cell is not a logic 0, then the secondary latch retains its previously stored value (e.g., its stored value). As such, the value stored in the secondary latch (e.g., the output of the accumulator) is the AND of the data values stored in the respective Row0, Row1, and Row2 memory cells. The Passd signal is then disabled, Row2 is disabled, and equilibration occurs.

The fourth phase of the 3-input NAND operation includes disabling equilibration such that sense lines D and D_ are floating. The InvD signal 213 is then enabled, which results in an inverting of the data value stored the secondary latch (e.g., inverting the accumulated output). As such, if any of the memory cells of Row0 to Row2 stored a logic 0 (e.g., if any of the three inputs of the NAND operation were logic 0), then the sense line D_ will carry a voltage corresponding to logic 0 (e.g., ground voltage) and sense line D will carry a voltage corresponding to logic 1 (e.g., Vcc). If all of the memory cells of Row0 to Row2 stored a logic 1 (e.g., all of the three inputs of the NAND operation were logic 1), then the sense line D_ will carry a voltage corresponding to logic 1 and sense line D will carry a voltage corresponding to logic 0. The primary latch of sense amp 206 is then enabled and the sense line D now contains the NANDed result of the respective input data values from the Row0 to Row2 memory cells. As such, sense line D will be at Vcc if any of the Row0 to Row 2 memory cells stored a logic 0 and sense line D will be at ground if all of the Row0 to Row2 memory cells stored a logic 1. The result of the NAND operation is

then stored back to a memory cell of array 230. In this example, the result of the NAND operation can be stored to the Row3 memory cell. Storing the result of the NAND operation to the Row3 memory cell simply involves activating the Row3 access transistor 202 by enabling Row3. 5 The capacitor 203 of the Row3 memory cell will be driven to a voltage corresponding to the data value on the sense line D (e.g., logic 1 or logic 0), which essentially overwrites whatever data value was previously stored in the Row3 memory cell. Embodiments are not so limited. For instance, 10 in a number of embodiments, the result of the logical operation may be written to a memory cell other than a memory cell of Row3. For example, the result can be stored back to one of the memory cells that initially stored the data used as inputs of the operation (e.g., to one of cells of Row0, 15 Row1, and Row2). In a number of embodiments, the result of the logical operation may not be stored back to the array. For instance, after performing the logical operation, the result may be transferred from an accumulator (e.g., the accumulator of compute component 231) to an external 20 device (e.g., via local I/O lines coupled to the sense amp).

Although the above example involved a 3-input NAND operation, embodiments are not so limited. For instance, in a number of embodiments, the number of inputs can be equal to the number of rows (e.g., N) associated with a 25 particular array. That is, the same sensing circuitry described in FIG. 2 can be used to perform an N-input NAND function. Sensing circuitry such as that described in FIG. 2 can also enable performance of numerous logical operations in parallel. For instance, in an array may having 16K 30 columns, 16K logical operations can be performed in parallel, without transferring data from the array and sensing circuitry via a bus and/or without transferring data from the array and sensing circuitry via local I/O lines.

Also, one of ordinary skill in the art will appreciate that 35 the ability to perform NAND logical operations can enable performance of more complex computing functions such as addition, subtraction, and multiplication, among other primary math functions and/or pattern compare functions. For perform a full adder function. As an example, if a full adder requires 12 NAND gates to add two data values along with a carry in and carry out, a total of 384 NAND operations (12×32) could be performed to add two 32 bit numbers. Embodiments of the present disclosure can also be used to 45 perform logical operations that may be non-boolean (e.g., copy, compare, etc.) and/or may be more or less complex than a NAND operation.

Additionally, in a number of embodiments, the inputs to a logical operation performed may not be data values stored 50 in the memory array to which the sensing circuitry (e.g., 150) is coupled. For instance, a number of inputs to a logical operation can be sensed by a sense amplifier (e.g., 206) without activating a row of the array (e.g., 230). As an example, the number of inputs can be received by the sense 55 amp 206 via I/O lines coupled thereto (e.g., I/O lines 334-1 and 334-2 shown in FIG. 3). Such inputs may be provided to the sense amp 206 (e.g., via the appropriate I/O lines) from a source external to the array 230 such as from a host processor (e.g., host 110) and/or external controller, for 60 instance. As another example, in association with performing a logical operation, the inputs to a particular sense amp (e.g., 206) and its corresponding compute component (e.g., 231) may be received from a different sense amp/compute component pair. For instance, a data value (e.g., logical 65 result) stored in a first accumulator coupled to a first column of cells may be transferred to a different (e.g., neighboring)

10

sense amp/compute component pair associated with a different column of cells, which may or may not be located in the same array as the first column.

Embodiments of the present disclosure are not limited to the particular sensing circuitry configuration illustrated in FIG. 2. For instance, different compute component circuitry can be used to perform logical operations in accordance with a number of embodiments described herein. Although not illustrated in FIG. 2, in a number of embodiments, control circuitry can be coupled to array 230, sense amp 206, and/or compute component 231. Such control circuitry may be implemented on a same chip as the array and sensing circuitry and/or on an external processing resource such as an external processor, for instance, and can control enabling/ disabling various signals corresponding to the array and sensing circuitry in order to perform logical operations as described herein.

FIG. 2B illustrates a timing diagram 285 associated with performing a logical operation using sensing circuitry in accordance with a number of embodiments of the present disclosure. As an example, timing diagram 285 can illustrate a phase of a 3-input NAND operation such as that described above. The timing diagram 285 illustrates voltage signals associated with performing a first phase of a logical operation. As described further below, performing the logical operation phase illustrated in FIG. 2B can involve consuming significantly less energy (e.g., about half) than previous processing approaches, which may involve providing a full swing between voltage rails (e.g., between a supply voltage and ground) to perform a compute function.

In the example illustrated in FIG. 2B, the voltage rails corresponding to complementary logic values (e.g., "1" and "0") are a supply voltage 274 (VDD) and a ground voltage 272 (Gnd). Prior to performing a logical operation, equilibration can occur such that the complementary sense lines D and D_ are shorted together at an equilibration voltage 225 (VDD/2). Equilibration is described further below in association with FIG. 3.

At time t₁, the equilibration signal 226 is deactivated, and example, a series of NAND operations can be combined to 40 then a row is activated (e.g., the row corresponding to a memory cell whose data value is to be sensed). Signal 204 represents the voltage signal applied to the selected row. When row signal 204 reaches the threshold voltage (Vt) of the access transistor (e.g., 202) corresponding to the selected cell, the access transistor turns on and couples the sense line D to the selected memory cell (e.g., to the capacitor 203 if the cell is a 1T1C DRAM cell), which creates a differential voltage signal between the sense lines D and D_ (e.g., as indicated by signals 205-1 and 205-2, respectively) between times t₂ and t₃. The voltage of the selected cell is represented by signal 203. Due to conservation of energy, creating the differential signal between D and D_ (e.g., by coupling the cell to D) does not consume energy, since the energy associated with activating/deactivating the row signal 204 can be amortized over the plurality of memory cells coupled to the row.

> At time t₃, the sense amp fires (e.g., the positive control signal 231 (e.g., PSA 331 shown in FIG. 3) goes high, and the negative control signal 228 (e.g., RNL_328) goes low), which amplifies the differential signal. The primary energy consumption occurs in charging the sense line D 205-1 from VDD/2 to VDD.

At time t_4 , the pass transistor 207-1 and/or 207-2 is activated, depending on the particular logic operation. Since timing diagram 285 is describing a first phase of a NAND operation, both pass transistors 207-1 and 207-2 are activated (as described above, in subsequent phases of a NAND

operation only one of the pass transistors (e.g., 207-1) is activated during accumulate operations). At time t_5 , the accumulator control signals 212-1 (Accumb) and 212-2 (Accum) are activated. As described above, in subsequent phases of a NAND operation, the accumulator control 5 signals 212-1 and 212-2 would already be activated. As such, in this example, activating the control signals 212-1 and 212-2 activates the accumulator. If the accumulator was previously activated, then activating passd 211 results in accumulating the data value corresponding to the voltage 10 signal 205-1.

At time t_6 , the pass transistors 207-1 and 207-2 are deactivated; however, since the accumulator control signals 212-1 and 212-2 remain activated, an accumulated result is stored (e.g., latched) in the accumulator. At time t_7 , the row signal 204 is deactivated, and the array sense amps are deactivated at time t_8 (e.g., sense amp control signals 228 and 231 are deactivated).

At time t_9 , the sense lines D and D_are equilibrated (e.g., equilibration signal **226** is activated), as illustrated by sense 20 line voltage signals **205-1** and **205-2** moving from their respective rail values to the equilibration voltage **225** (VDD/2). The equilibration consumes little energy due to the law of conservation of energy.

The example logic operation phase described in association with FIG. 2 involves accumulating a data value (e.g., a data value sensed from a memory cell and/or a data value corresponding to a voltage or current of a sense line). Due to conservation of energy, the energy consumed in performing the logic operation phase is approximately equal to the an energy consumed during charging of the capacitance of the sense line D or D_from VDD/2 to VDD, which begins at time t₃ (e.g., when the sense amp is fired). As such, a logical operation is performed that consumes approximately the energy used to charge a sense line (e.g., digit line) from 35 VDD/2 to VDD. In contrast, various previous processing approaches consume at least an amount of energy used to charge a sense line from rail to rail (e.g., from ground to VDD.

FIG. 3 illustrates a schematic diagram of a portion of 40 sensing circuitry in accordance with a number of embodiments of the present disclosure. In this example, the portion of sensing circuitry comprises a sense amplifier 306. In a number of embodiments, one sense amplifier 306 (e.g., "sense amp") is provided for each column of memory cells 45 in an array (e.g., array 130). The sense amp 306 can be sense amp of a DRAM array, for instance. In this example, sense amp 306 is coupled to a pair of complementary sense lines 305-1 ("D") and 305-2 ("D_"). As such, the sense amp 306 is coupled to all of the memory cells in a respective column 50 through sense lines D and D_.

The sense amplifier 306 includes a pair of cross coupled n-channel transistors (e.g., NMOS transistors) 327-1 and 327-2 having their respective sources coupled to a negative control signal 328 (RNL_) and their drains coupled to sense 55 lines D and D_, respectively. The sense amplifier 306 also includes a pair of cross coupled p-channel transistors (e.g., PMOS transistors) 329-1 and 329-2 having their respective sources coupled to a positive control signal 331 (PSA) and their drains coupled to sense lines D and D_, respectively. 60

The sense amp 306 includes a pair of isolation transistors 321-1 and 321-2 coupled to sense lines D and D_, respectively. The isolation transistors 321-1 and 321-2 are coupled to a control signal 322 (ISO) that, when enabled, activates (e.g., turns on) the transistors 321-1 and 321-2 to connect the 65 sense amp 306 to a column of memory cells. Although not illustrated in FIG. 3, the sense amp 306 may be coupled to

a first and a second memory array and can include another pair of isolation transistors coupled to a complementary control signal (e.g., ISO_), which is disabled when ISO is enabled such that the sense amp 306 is isolated from a first array when sense amp 306 is coupled to a second array, and vice versa.

12

The sense amp 306 also includes circuitry configured to equilibrate the sense lines D and D_. In this example, the equilibration circuitry comprises a transistor 324 having a first source/drain region coupled to an equilibration voltage 325 (dvc2), which can be equal to Vcc/2, where Vcc is a supply voltage associated with the array. A second source/drain region of transistor 324 is coupled to a common first source/drain region of a pair of transistors 323-1 and 323-2. The second source drain regions of transistors 323-1 and 323-2 are coupled to sense lines D and D_, respectively. The gates of transistors 324, 323-1, and 323-2 are coupled to control signal 326 (EQ). As such, enabling EQ activates the transistors 324, 323-1, and 323-2, which effectively shorts sense line D to sense line D_ such that the sense lines D and D_ are equilibrated to equilibration voltage dvc2.

The sense amp 306 also includes transistors 332-1 and 332-2 whose gates are coupled to a signal 333 (COLDEC). Signal 333 may be referred to as a column decode signal or a column select signal. The sense lines D and D_ are connected to respective local I/O lines 334-1 (IO) and 334-2 (IO_) responsive to enabling signal 333 (e.g., to perform an operation such as a sense line access in association with a read operation). As such, signal 333 can be enabled to transfer a signal corresponding to the state (e.g., a logic data value such as logic 0 or logic 1) of the memory cell being accessed out of the array on the I/O lines 334-1 and 334-2.

In operation, when a memory cell is being sensed (e.g., read), the voltage on one of the sense lines D, D_ will be slightly greater than the voltage on the other one of sense lines D, D_. The PSA signal is then driven high and the RNL_signal is driven low to enable the sense amplifier 306. The sense line D, D_ having the lower voltage will turn on one of the PMOS transistor 329-1, 329-2 to a greater extent than the other of PMOS transistor 329-1, 329-2, thereby driving high the sense line D, D_having the higher voltage to a greater extent than the other sense line D, D_is driven high. Similarly, the sense line D, D_having the higher voltage will turn on one of the NMOS transistor 327-1, 327-2 to a greater extent than the other of the NMOS transistor 327-1, 327-2, thereby driving low the sense line D, D_having the lower voltage to a greater extent than the other sense line D, D_is driven low. As a result, after a short delay, the sense line D, D_having the slightly greater voltage is driven to the voltage of the PSA signal (which can be the supply voltage Vcc), and the other sense line D, D_is driven to the voltage of the RNL_signal (which can be a reference potential such as a ground potential). Therefore, the cross coupled NMOS transistors 327-1, 327-2 and PMOS transistors 329-1, 329-2 serve as a sense amp pair, which amplify the differential voltage on the sense lines D and D and serve to latch a data value sensed from the selected memory cell. As used herein, the cross coupled latch of sense amp 306 may be referred to as a primary latch. In contrast, and as described above in connection with FIG. 2, a cross coupled latch associated with a compute component (e.g., compute component 231 shown in FIG. 2) may be referred to as a secondary latch.

CONCLUSION

The present disclosure includes apparatuses and methods related to performing logical operations using sensing cir-

cuitry. An example apparatus comprises an array of memory cells and sensing circuitry coupled to the array. The sensing circuitry is configured to perform a logical operation using a data value stored in a first memory cell coupled to a sense line as a first input and a data value stored in a second 5 memory cell coupled to the sense line as a second input. The sensing circuitry is configured to perform the logical operation without transferring data via a sense line address access.

Although specific embodiments have been illustrated and described herein, those of ordinary skill in the art will 10 appreciate that an arrangement calculated to achieve the same results can be substituted for the specific embodiments shown. This disclosure is intended to cover adaptations or variations of one or more embodiments of the present disclosure. It is to be understood that the above description 15 has been made in an illustrative fashion, and not a restrictive one. Combination of the above embodiments, and other embodiments not specifically described herein will be apparent to those of skill in the art upon reviewing the above description. The scope of the one or more embodiments of 20 the present disclosure includes other applications in which the above structures and methods are used. Therefore, the scope of one or more embodiments of the present disclosure should be determined with reference to the appended claims, along with the full range of equivalents to which such claims 25 are entitled.

In the foregoing Detailed Description, some features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the disclosed 30 embodiments of the present disclosure have to use more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus, the following claims are hereby incorporated into the 35 Detailed Description, with each claim standing on its own as a separate embodiment.

What is claimed is:

- 1. An apparatus, comprising:
- an array of memory cells;
- sensing circuitry comprising a first sense amplifier and a first compute component coupled to a column of the array; and
- a controller configured to cause the sensing circuitry to 45 perform a logical operation using a first data value on a sense line of the array coupled to the sensing circuitry at a first point in time as a first input and a second data value on the sense line at a second point in time as a second input.
- 2. The apparatus of claim 1, wherein the first sense amplifier and the first compute component comprise a plurality of transistors formed on pitch with the memory cells coupled to the column.
- 3. The apparatus of claim 1, wherein the logical operation 55 is performed without activating a column decode signal.
- **4.** The apparatus of claim **1**, wherein the first sense amplifier and/or first compute component are configured to receive an input from a second sense amplifier and/or a second compute component coupled to a different column of 60 memory cells.
- **5**. The apparatus of claim **1**, wherein the controller is further configured to cause the sensing circuitry to store a result of the logical operation in a memory cell coupled to the sense line.
- **6**. The apparatus of claim **1**, wherein the controller is further configured to cause a result of the logical operation

14

to be transferred from the first sense amplifier and/or the first compute component external to the sensing circuitry and the array.

- 7. The apparatus of claim 1, wherein the logical operation is a Boolean operation.
- **8**. The apparatus of claim **1**, wherein the logical operation is a non-Boolean operation.
- 9. The apparatus of claim 1, wherein the sensing circuitry is configured to sense the first data value from a first memory cell coupled to the sense line and is configured to sense the second data value from a different memory cell coupled to the sense line.
- 10. The apparatus of claim 1, wherein the sense line is a first sense line of a pair of complementary sense lines corresponding to the column, and wherein the first compute component comprises:
 - a first pass transistor coupled to the first sense line and a second pass transistor coupled to a second sense line of the pair of complementary sense lines;
 - a first n-channel transistor of a pair of cross coupled n-channel transistors coupled to the first pass transistor and a second n-channel transistor of the pair of cross coupled n-channel transistors coupled to the second pass transistor; and
 - a first p-channel transistor of a pair of cross coupled p-channel transistors coupled to the first pass transistor and a second p-channel transistor of the pair of cross coupled p-channel transistors coupled to the second pass transistor.
- 11. The apparatus of claim 2, wherein the first sense amplifier comprises a first latch and the first compute component comprises a second latch.
- 12. The apparatus of claim 4, wherein the different column of memory cells is in the array.
- 13. The apparatus of claim 1, wherein the different column of memory cells in a different array of memory cells.
- **14**. The apparatus of claim **10**, wherein the first compute 40 component further comprises:
 - a first pull down transistor coupled to the first sense line and a second pull down transistor coupled to the second sense line;
 - a third pull down transistor coupled the first pull down transistor and to a gate of the second n-channel transistor, which is coupled to a gate of the second p-channel transistor; and
 - a fourth pull down transistor coupled to the second pull down transistor and to a gate of the first n-channel transistor, which is coupled to a gate of the first p-channel transistor.
 - 15. An apparatus, comprising:
 - a sense amplifier coupled to a pair of complementary sense lines of an array of memory cells; and
 - a compute component coupled to the sense amplifier, the compute component comprising:
 - a first pass transistor having a first source/drain region coupled to a first sense line of the pair of complementary sense lines;
 - a second pass transistor having a first source/drain region coupled to a second sense line of the pair of complementary sense lines;
 - a latch configured to serve as an accumulator; and
 - wherein the apparatus is configured to perform a logical operation that comprises performing an accumulate operation on a data value represented by a signal on at least one of the pair of complementary sense lines.

- 16. The apparatus of claim 15, wherein the compute component comprises a plurality of transistors formed on pitch with memory cells corresponding to a column of the array
 - 17. The apparatus of claim 15, wherein:
 - the latch comprises a first pair of cross coupled transistors and a second pair of cross coupled transistors;
 - a second source/drain region of the second pass transistor is commonly coupled to a gate of a first transistor of the first pair of cross coupled transistors, a gate of a first transistor of the second pair of cross coupled transistors, and a first source/drain region of a second transistor of the first pair of cross coupled transistors; and
 - a second source/drain region of the first pass transistor is commonly coupled to a gate of the second transistor of the first pair of cross coupled transistors, a gate of a second transistor of the second pair of cross coupled transistors, and a first source/drain region of the first transistor of the first pair of cross coupled transistors.
- **18**. The apparatus of claim **15**, wherein the apparatus is configured to:
 - drive a result of the logical operation from the latch to the pair of complementary sense lines through one of the first and the second pass transistor;
 - amplify the result via the sense amplifier; and responsive to a read request, transfer the result from the sense amplifier via an input/output line without accessing data stored in the array.

16

19. The apparatus of claim 17, wherein the apparatus is configured to perform the accumulate operation by applying an active control signal to at least one of a gate of the first pass transistor and a gate of the second pass transistor while applying an active control signal to a second source/drain region of the first pair of cross coupled transistors and while applying an active control signal to a second source/drain region of the second pair of cross coupled transistors.

20. A method, comprising:

determining data values stored in memory cells coupled to a first access line of an array of memory cells, each of the memory cells coupled to a respective sense line of a plurality of sense lines; and

performing, in parallel, logical operations using the data values stored in the memory cells coupled to the first access line as a plurality of first inputs and data values stored in a number of memory cells coupled to a second access line of the array as a plurality of second inputs, wherein each of the memory cells coupled to the second access line are coupled to a respective sense line of the plurality of sense lines;

wherein the logical operations are performed in parallel; wherein results of the logical operations are stored in respective compute components each coupled a respective corresponding sense amplifier, and wherein the compute components are formed on pitch with the memory cells of respective columns of the array.

* * * * *