

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
25 August 2005 (25.08.2005)


PCT

(10) International Publication Number  
**WO 2005/078729 A2**

- (51) International Patent Classification<sup>7</sup>: **G11C 5/14**
- (21) International Application Number:  
PCT/IB2005/050488
- (22) International Filing Date: 8 February 2005 (08.02.2005)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
04100502.6 11 February 2004 (11.02.2004) EP
- (71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL];  
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors; and  
(75) Inventors/Applicants (for US only): **STORMS, Maurits, M., N.** [NL/NL]; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).  
**DANIEL, Bobby, J.** [IN/NL]; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).
- (74) Agents: **WILLIAMSON, Paul, L.** et al.; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,

[Continued on next page]

(54) Title: HIGH VOLTAGE DRIVER CIRCUIT WITH FAST SLOW VOLTAGE OPERATION



(57) Abstract: A high voltage driver circuit for devices such as non-volatile memories, in which a low voltage driver is combined in two different ways with a high voltage driver. In one, input-independent embodiment, a low voltage driver (Q7, Q8) is connected directly in parallel with a high voltage driver, thereby providing a high voltage signal path for high voltage operations and a low voltage signal path for low voltage operations. In an alternative, partially input-dependent embodiment, a low voltage driver is connected to the output of a high voltage driver (Q9, Q10), which may comprise a partial level shifter (Q1 B Q6). The output of this low voltage driver (Q9, Q10), which forms the output terminal of the entire stage, has a pull up/pull down transistor (Q11), depending on whether the partial level shifter (Q1 B Q6) is a positive or negative level shifting high voltage driver.



PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

- (84) Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Declaration under Rule 4.17:**

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations* AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS,

JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

**Published:**

- *without international search report and to be republished upon receipt of that report*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## High voltage driver circuit with fast slow voltage operation

This invention relates to a voltage driver circuit and, more particularly, to a high voltage driver circuit with fast, relatively lower voltage operation.

5           Voltage level shifters have been used in many applications in which a voltage level higher than the one available is needed. For example, an Integrated Circuit (IC) may be required to drive a digital output pin with a logic one voltage level higher than the logic one voltage level used by the IC's internal logic. For applications in non-volatile memory circuits, such as flash memory, EPROM and EEPROM, level shifters commonly drive the  
10   wordlines (i.e. the pass transistor gates of the memory cells). For memory read operations, the required wordline driver output is usually less than or equal to the digital supply voltage  $V_{dd}$ . However, for memory write operations, the required output may be 10V or higher. Therefore, the write operations require a level shifter to drive the wordlines and, in order to save IC area and reduce circuit complexity, the level shifter used during write operations is  
15   usually also used during read operations, in which the required logic one output voltage must usually be less than or equal to  $V_{dd}$ . In such a case, the output level supply voltage  $V_{pp}$  tied to the level shifter is simply reduced during read operations.

Referring to Figure 1 of the drawings, the organization of an exemplary flash memory device is illustrated schematically. The illustrated device, in respect of which read,  
20   write and erase operations can be performed, comprises a matrix of memory cells, each comprising two transistors and the matrix is divided into sectors, wherein each sector is a group of rows which are erased together during an erase operation. As shown, double gated storage transistors (providing respective control gate signals) and select transistors (providing respective select gate signals) are provided in respect of each bitline. It will be appreciated  
25   by a person skilled in the art that sector select transistors connect the sector bitlines to global bitlines.

In the illustrated example, and referring to Figure 2 of the drawings, all control gate lines have the same voltage, i.e.  $V_{cg} = 1.2V$ . A row to be addressed is selected by means of a select gate signal, such that it will be appreciated that the switching speed of the

driver providing the select gate signal is critical. Furthermore, the sector select signal switches with a change in sector address, hence the switching speed of the driver providing the sector select signal is equally important, and it is an object of the present invention to optimize the speed of these respective drivers.

- 5 Referring to Figure 3 of the drawings, in a specific exemplary device, during a write operation, all select gates go to  $V_{pn} = -5V$  and the sector select signal goes to  $V_{dd}$  or  $V_{pn}$ , depending on the sector address. The written row is selected by the control gate signal. Referring to Figure 4 of the drawings, during an erase operation, all select gate signals go to  $V_{pp} = 10V$  and all sector select signals go to  $V_{pp}$ . The erased sector is selected by the
- 10 control gate voltage. Thus, referring to Figure 5a of the drawings, the select gate driver has to deliver the following voltages, depending on the row address selected:

| Mode: | READ        | WRITE          | ERASE          |
|-------|-------------|----------------|----------------|
| IN    | 0/ $V_{dd}$ | 0/ $V_{dd}$    | 0/ $V_{dd}$    |
| OUT   | $V_{dd}$ /0 | $V_{pn} = -5V$ | $V_{pp} = 10V$ |

- High voltage drivers can be relatively simply implemented as inverters with
- 15 high voltage transistors through which a high level input signal chooses between two terminal voltages which may take the following values (in respect of the specific example given above):

| Mode: | READ     | WRITE          | ERASE          |
|-------|----------|----------------|----------------|
| POS   | $V_{dd}$ | $V_{pn} = -5V$ | $V_{pp} = 10V$ |
| NEG   | 0        | $V_{pn}$       | $V_{pp}$       |

- 20 The level shifter can be a latch (of high voltage transistors) into which data is written through a low voltage driver, protected from the high voltage by isolation transistors.

The data is written in at logic level, and the terminal voltages ramp up to the high levels, taking the latch output with them.

Referring to Figure 5b of the drawings, the sector select driver has to deliver  
5 the following voltages:

| Mode: | READ  | WRITE        | ERASE  |
|-------|-------|--------------|--------|
| IN    | 0/Vdd | 0/Vdd        | 0/Vdd  |
| OUT   | Vdd/0 | Vdd/Vpn (-5) | Vpp=10 |

Since the drivers use high voltage transistors to drive the heavily loaded output, the switching speed during low voltage operation is reduced. Known techniques for achieving faster switching, result in the required size of the driver becoming quite large.

10 It is therefore an object of the present invention to provide a high voltage driver circuit with fast low voltage operation, an integrated circuit including such a driver or memory device comprising such an integrated circuit, and a computing system including such a memory device.

In accordance with a first aspect of the present invention, there is provided a  
15 voltage driver circuit for driving a device at a selected one of a plurality of voltages associated with respective device operations including a high voltage operation and a relatively lower voltage operation, the driver circuit comprising an input, a single output for connection to said device, and a plurality of voltage drivers between said input and said output including at least one high voltage breakdown driver and at least one relatively lower  
20 breakdown voltage driver, the circuit being arranged such that, during a high voltage operation, said high voltage breakdown driver is connected to said output and there is a substantially zero voltage drop across said relatively lower breakdown voltage driver, and, during a relatively lower voltage operation, said relatively lower breakdown voltage driver provides the drive voltage for driving said device, the contribution of said high breakdown  
25 voltage driver to said drive voltage during said relatively lower voltage operation being substantially negligible.

In a preferred embodiment, the high voltage breakdown drivers comprise inverters consisting of high voltage breakdown transistors. Equally, in a preferred

embodiment, the at least one relatively lower breakdown voltage driver comprises an inverter consisting of relatively lower breakdown voltage transistors. In one embodiment of the present invention, the circuit consists of two signal paths between the input and the output, a first signal path consisting of one or more high voltage drivers connected in series, and a  
5 second signal path consisting of at least one low voltage driver, the first and second signal paths being connected in parallel to one another. During high voltage operation, in this exemplary embodiment of the invention, the first signal path is selected.

In accordance with a second aspect of the present invention, there is provided a voltage driver circuit for driving a device at a selected one of a plurality of voltages  
10 associated with respective device operations including a high voltage operation and a relatively lower voltage operation, the driver circuit comprising an input, a single output for connection to said device, and a plurality of voltage drivers between said input and said output including at least one high voltage breakdown driver and at least one relatively lower breakdown voltage driver, the high voltage breakdown driver a voltage level shifter which is  
15 connected at the input between first and second voltage lines, the output of said level shifter being connected to the input of a relatively lower breakdown voltage driver connected to the output between said first and second voltage lines.

The present invention extends to an integrated circuit including a driver circuit according to the first and second aspects of the invention as defined above. Preferably the  
20 integrated circuit comprises a memory device including such a driver circuit. The present invention further extends to a computing system including such as a memory device.

The relatively lower breakdown voltage driver beneficially comprises an inverter consisting of thick gate oxide devices, such as  $GO_2$  devices, or the like. It will be appreciated that such devices may already be present in an integrated circuit in the form of  
25 protection for the I/O pads. A high voltage pull-up transistor may also be provided between the output and the first voltage line.

Advantages of the present invention include faster switching times, reduced IC area (in the case of an integrated circuit implementation, and secondary use of the I/O protection inverter ( $GO_2$ ) in an IC implementation. Several different applications of the  
30 present invention are envisaged, including high voltage applications, memory applications such as OTP, FLASH and EEPROM, and BL-display driver applications.

These and other aspects of the present invention will be apparent from, and elucidated with reference to, the embodiments described herein.

Embodiments of the present invention will now be described by way of examples only with reference to the accompanying drawings, in which:

Figure 1 is a schematic illustration of the organization of a flash memory device;

Figure 2 illustrates schematically a read operation in the device of Figure 1;

Figure 3 illustrates schematically a write operation in the device of Figure 1;

Figure 4 illustrates schematically an erase operation in the device of Figure 1;

Figure 5a illustrates schematically the arrangement of select gate drivers in the device of Figure 1;

Figure 5b illustrates schematically the arrangement of sector select drivers in the device of Figure 1;

Figure 6a is a schematic circuit diagram of a negative level shifter;

Figure 6b is a schematic circuit diagram of a positive level shifter;

Figure 7 is a schematic circuit diagram of a high voltage driver according to a first exemplary embodiment of the present invention;

Figure 8 is a schematic circuit diagram of a high voltage driver according to a second exemplary embodiment of the present invention;

Figures 9a, b and c are timing diagrams in respect of a high voltage driver according to an exemplary embodiment of the present invention, when used as a select gate driver for a non-volatile memory device; and

Figures 10a, b and c are timing diagrams in respect of a high voltage driver according to an exemplary embodiment of the present invention, when used as a sector select driver for a non-volatile memory device.

25

High voltage drivers can be implemented as inverters with high voltage transistors through which a high level input signal chooses between the two terminal voltages. The level shifter can be a latch (of high voltage transistors) into which data is written through a low voltage driver, protected from the high voltage by isolation transistors. The data is written in at logic level, and the terminal voltages ramp up to the high levels, taking the latch output with them.

Thus, in prior art devices such as non-volatile memories, the drivers use high voltage transistors to drive a heavily loaded output, such that the switching speed during low

voltage operation (such as read operations) is reduced. For faster switching, the required size of the driver becomes quite large.

US Patent No. 6,407,579 describes a high voltage level shifter which can provide level shifted voltages for applications in memory circuits. The level shifter circuit includes a voltage level shifter and a separate output stage, which drives a load. The level shifter circuit, which comprises a plurality of high voltage devices, can be used to cause the output stage to drive the load at a high voltage or a low voltage, as required by the device operation to be achieved.

Conventional latch-type level shifters have the problem of cross currents during switching because of the presence of a latch. In addition, they need the isolation signals which are high voltage control signals. In many cases, it is only required to switch between Ground (Gnd) and a high positive voltage, or between Vdd and a negative voltage; or, as the case in KFLASH memory, although the level-shifter has to switch between high positive and negative voltages, this has to be done in two steps because the transistors cannot support the full voltage drop. In such cases, partial level shifters (i.e. separate positive and negative level shifters) have been proposed. These types of level shifter avoid cross currents, reduce the number of control signals and occupy less IC space, relative to prior art arrangements.

Referring to Figures 6a and b, respective negative and positive voltage level shifters are illustrated schematically in the form of circuit diagrams. As shown in Figure 6a, in the case of a negative voltage level shifter, the logic level input IN is connected to an inverter formed by high voltage transistors Q1 and Q2. The drain of transistor Q1 is connected to VDD and the source of transistor Q2 is connected to the drain of a third high voltage transistor Q3, the source of which is connected to the negative voltage level VNEG, and the output of the inverter is connected to the gate of a fourth high voltage transistor Q4. A second input INB is connected to a second inverter formed by high voltage transistors Q5 and Q6, the source of transistor Q5 being connected to VDD and the source of transistor Q6 being connected to the drain of transistor Q4. The gate of transistor Q3 is connected to the output OUT of the second inverter.

The negative level shifter connects OUT to VDD or VNEG, depending on the value of the logic level input IN. VNEG is connected to Gnd while the input switches, and then is ramped down to the negative value. The feedback ensures that the output node remains connected to the same terminal, and there is no short-circuit current during ramp-up/-

down. Speed of switching is affected almost entirely by the three transistors on the outside, i.e. Q4, Q5 and Q6, hence the size of the rest can be minimized.

As shown in Figure 6b, in the case of a positive voltage level shifter, the logic level input IN is connected to an inverter formed by high voltage transistors Q1 and Q2. The drain of transistor Q1 is connected to Gnd and the source of transistor Q2 is connected to the drain of a third high voltage transistor Q3, the source of which is connected to the positive voltage level VPOS, and the output of the inverter is connected to the gate of a fourth high voltage transistor Q4. A second input INB is connected to a second inverter formed by high voltage transistors Q5 and Q6, the source of transistor Q5 being connected to Gnd and the source of transistor Q6 being connected to the drain of transistor Q4. The gate of transistor Q3 is connected to the output OUT of the second inverter. It will be appreciated that the operation of the positive level shifter is, like its configuration, fully analogous to that of the negative level shifter.

Thus, in accordance with the present invention, by using low voltage transistors in combination with the high voltage devices, the logic level switching speed can be improved considerably, relative to prior art arrangements, while at the same time reducing driver area.

In certain applications (as in, for example, the select gate decoder in a KFLASH memory device), the mode of operation determines the value (positive or negative) to which all signals of a certain array should be driven during high voltage operation, as shown in Table 1 below:

|                          | LV Phase     | HV Phase 1   | HV Phase 2   |
|--------------------------|--------------|--------------|--------------|
| IN                       | <b>0/VDD</b> | <b>0/VDD</b> | <b>0/VDD</b> |
| POS                      | <b>VDD</b>   | <b>VPOS</b>  | <b>VNEG</b>  |
| NEG                      | <b>0</b>     | <b>VPOS</b>  | <b>VNEG</b>  |
| VB <sub>NW</sub> (Nwell) | <b>VDD</b>   | <b>VPOS</b>  | <b>0</b>     |
| OUT                      | <b>VDD/0</b> | <b>VPOS</b>  | <b>VNEG</b>  |

Table 1: Node voltages at different phases of operation

- 5 Then, both the terminals of the driver can be ramped to this value so that the output gets this value independently of the input. During low voltage operation, however, the output is required to switch with the input, and to improve the speed of this switching in accordance with the invention, a low voltage part is added to the driver.

- 10 Referring to Figure 5b of the drawings, the select gate driver of the flash memory device of Figure 1 has to deliver the following voltages, depending on the row address selected:

| Mode: | READ                    | WRITE                       | ERASE                       |
|-------|-------------------------|-----------------------------|-----------------------------|
| IN    | <b>0/V<sub>dd</sub></b> | <b>0/V<sub>dd</sub></b>     | <b>0/V<sub>dd</sub></b>     |
| OUT   | <b>V<sub>dd</sub>/0</b> | <b>V<sub>pn</sub> = -5V</b> | <b>V<sub>pp</sub> = 10V</b> |

High voltage drivers can be relatively simply implemented as inverters with high voltage transistors through which a high level input signal chooses between two

terminal voltages which may take the following values (in respect of the specific example given above):

| Mode: | READ            | WRITE                 | ERASE                 |
|-------|-----------------|-----------------------|-----------------------|
| POS   | V <sub>dd</sub> | V <sub>pn</sub> = -5V | V <sub>pp</sub> = 10V |
| NEG   | 0               | V <sub>pn</sub>       | V <sub>pp</sub>       |

5                   The level shifter can be a latch (of high voltage transistors) into which data is written through a low voltage driver, protected from the high voltage by isolation transistors. The data is written in at logic level, and the terminal voltages ramp up to the high levels, taking the latch output with them. Problems arise, however, in respect of the switching speed during low voltage operation and, in order to solve these problems in accordance with a first  
10 exemplary embodiment of the present invention, a low voltage inverter is inserted in parallel into the circuit.

Referring to Figure 7 of the drawings, there is illustrated a driver according to a first exemplary embodiment of the present invention, having input-independent high voltage operation. The driver comprises a circuit defining two signal paths between the input  
15 and the output: a high voltage signal path and a low voltage signal path.

The logic level input IN is connected to a low voltage normal baseline, logic level inverter 10 connected between VDD and GND, the output of which inverter is connected to a second high voltage inverter formed by transistors Q1 and Q2. The source of Q1 is connected to VPOS and the source of Q2 is connected to VNEG. The output of the  
20 inverter formed by transistors Q1 and Q2 is connected to a low voltage inverter formed by transistors Q7 and Q8, the source of Q7 being connected to VPOS and the source of Q8 being connected to VNEG, and the output of the low voltage inverter is connected to the output OUT. In addition, the logic level input is connected to the input of another high voltage inverter formed by transistors Q3 and Q4, the source of Q3 being connected to VPOS and the  
25 source of Q4 being connected to VNEG, with the output of the Q3/Q4 inverter being connected to the output OUT.

The low voltage devices Q7, Q8 enable fast low voltage switching, and the output OUT can be taken to a negative or positive high voltage by ramping the NEG or POS

terminals to this same voltage. Then, the node OUT is connected to the POS or NEG terminal via the NMOS transistor Q8 or the PMOS transistor Q7 respectively, independent of IN, since the latter is a low voltage signal. In this phase, high voltage comes across the gate and other terminals of the low voltage inverter, hence input to the low voltage driver should  
 5 be from another high voltage driver, such that any voltage drop across the low voltage devices Q7, Q8 is prevented by the high voltage transistors Q1, Q2 feeding their gates. It will be appreciated by a person skilled in the art that for correct logic at the low voltage driver, inverted IN is fed to this device.

Timing diagrams in respect of the read, write and erase operations of a select  
 10 gate driver implemented using the circuit of Figure 7, are illustrated in Figures 9a B c respectively.

Applications in which the high voltage output is partially input dependent (e.g. during write operations) also exist, for example, in the sector select part of the X-decoder in a KFLASH memory device.

15 For example, referring back to Figure 5b of the drawings, the sector select driver has to deliver the following voltages:

| Mode: | READ  | WRITE        | ERASE  |
|-------|-------|--------------|--------|
| IN    | 0/Vdd | 0/Vdd        | 0/Vdd  |
| OUT   | Vdd/0 | Vdd/Vpn (-5) | Vpp=10 |

A level shifter (such as the one described with reference to Figure 6a of the  
 20 drawings is used for the write operation). In such cases, the positive and negative terminals will carry different voltages in at least part of the high voltage operation. This means that a low voltage driver cannot be connected at the output because of the voltage drop. However, if the nature of the output desired (determined by the application) is such as to allow certain additional flexibility in circuit design (for example, as in the sector select signal, the output is  
 25 input-dependent only in part of the high voltage operation, and then the positive and negative voltages differ by only 7V instead of the 15V difference which would otherwise be possible), devices which are between HV and LV devices in terms of size and voltage capacity can be used.

Referring to Figure 8 of the drawings, a driver circuit according to a second exemplary embodiment of the present invention is illustrated, in which GO<sub>2</sub> devices (i.e. high breakdown voltage MOS transistors whose gate oxide film is thick) are used at the output, which devices can support a drop of just 7V (in fact, they can support a voltage drop of approximately <8V), but have a higher drive than conventional high voltage devices. It will be appreciated that such GO<sub>2</sub> devices are already used in the output port, such that no additional cost is involved. The circuit of Figure 8 is a driver with partial input dependence at high voltage, as will now be explained.

The application chosen requires the circuit to output:

- 1) high positive voltage irrespective of IN, when both positive and negative terminals are ramped to this voltage;
- 2) VDD or negative voltage, depending on the value of IN;
- 3) At low voltage, logic level output depending on IN.

This is summarized in Table 2 below:

|     | LV Phase     | HV Phase 1   | HV Phase 2      |
|-----|--------------|--------------|-----------------|
| IN  | <b>0/VDD</b> | <b>0/VDD</b> | <b>0/VDD</b>    |
| POS | <b>VDD</b>   | <b>VPOS</b>  | <b>VDD</b>      |
| NEG | <b>0</b>     | <b>VPOS</b>  | <b>VNEG</b>     |
| OUT | <b>VDD/0</b> | <b>VPOS</b>  | <b>VDD/VNEG</b> |

Table 2: Node voltages of circuit at different phases of operation

As shown, the first part of the circuit of Figure 8 is the negative level shifter described with reference to Figure 6a of the drawings. The GO<sub>2</sub> devices Q9, Q10 enable faster switching at logic level. When the terminals are ramped to VPP, the output is taken with them, through the pull-up HV transistor Q11 (which is required

for the erase operation), and so are the gates of the GO<sub>2</sub> devices Q9, Q10, so there is no voltage drop across them. In the third phase, when POS goes to VDD and NEG goes to the high negative level, the level shifter connects the GO<sub>2</sub> gates to either POS or NEG as determined by IN, and OUT is driven to either terminal voltage by the GO<sub>2</sub> transistors Q9,  
5 Q10.

It will be appreciated that, in an alternative embodiment, the level shifter may be a positive level shifter, in which case, the transistor Q11 would be a pull-down transistor. Furthermore, in one embodiment, where the driver is implemented on an integrated circuit, the low voltage driver may be implemented using the IC's existing I/O "pad protection  
10 inverter", which then has a secondary use as a low voltage driver.

Timing diagrams in respect of the read, write and erase operations of a sector select driver implemented using the circuit of Figure 8, are illustrated in Figures 10a B c respectively.

It should be noted that the above-mentioned embodiments illustrate rather than  
15 limit the invention, and that those skilled in the art will be capable of designing many alternative embodiments without departing from the scope of the invention as defined by the appended claims. In the claims, any reference signs placed in parentheses shall not be construed as limiting the claims. The word "comprising" and "comprises", and the like, does not exclude the presence of elements or steps other than those listed in any claim or the  
20 specification as a whole. The singular reference of an element does not exclude the plural reference of such elements and vice-versa. The invention may be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In a device claim enumerating several means, several of these means may be embodied by one and the same item of hardware. The mere fact that certain measures are  
25 recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

## CLAIMS:

1. A voltage driver circuit for driving a device at a selected one of a plurality of voltages associated with respective device operations including a high voltage operation and a relatively lower voltage operation, the driver circuit comprising an input (IN), a single output (OUT) for connection to said device, and a plurality of voltage drivers between said  
5 input and said output including at least one high voltage breakdown driver (10) and at least one relatively lower breakdown voltage driver (Q7, Q8), the circuit being arranged such that, during a high voltage operation, said high voltage breakdown driver (10; Q1, Q2; Q3, Q4) is connected to said output and there is a substantially zero voltage drop across said relatively lower breakdown voltage driver, and, during a relatively lower voltage operation, said  
10 relatively lower breakdown voltage driver (Q7, Q8) provides the drive voltage for driving said device, the contribution of said high breakdown voltage driver to said drive voltage during said relatively lower voltage operation being substantially negligible.
2. A circuit according to claim 1, wherein the high voltage breakdown drivers  
15 comprise inverters consisting of high voltage breakdown transistors (Q1, Q2, Q3, Q4).
3. A circuit according to claim 1 or claim 2, wherein the at least one relatively lower breakdown voltage driver comprises an inverter consisting of relatively lower breakdown voltage transistors (Q7, Q8).  
20
4. A circuit according to any one of claims 1 to 3, comprising two signal paths between the input and the output, a first signal path consisting of one or more high voltage drivers (10; Q1, Q2; Q3, Q4) connected in series, and a second signal path consisting of at least one low voltage driver (Q7, Q8), the first and second signal paths being connected in  
25 parallel to one another.
5. A circuit according to claim 4, comprising means for selecting the first signal path during high voltage operation.

6. A voltage driver circuit for driving a device at a selected one of a plurality of voltages associated with respective device operations including a high voltage operation and a relatively lower voltage operation, the driver circuit comprising an input (IN), a single output (OUT) for connection to said device, and a plurality of voltage drivers between said input and said output including at least one high voltage breakdown driver (10) and at least one relatively lower breakdown voltage driver (Q7, Q8), the high breakdown voltage driver comprising a voltage level shifter which is connected at the input of the circuit between first and second voltage lines, the output of said level shifter (Q1 B Q6) being connected to the input of a relatively lower breakdown voltage driver (Q9, Q10) connected to the output between said first and second voltage lines (POS, NEG).
7. A circuit according to claim 6, wherein said voltage level shifter comprises a partial level shifter.
8. A circuit according to claim 6 or claim 7, wherein the relatively lower breakdown voltage driver comprises an inverter consisting of thick gate oxide devices (Q9, Q10).
9. A circuit according to claim 8, wherein the thick gate oxide devices comprise GO<sub>2</sub> devices (Q9, Q10).
10. A circuit according to any one of claims 6 to 9, wherein said at least one relatively lower breakdown voltage driver comprises an I/O protection inverter.
11. A circuit according to any one of claims 6 to 10, wherein a high voltage pull-up or pull-down transistor (Q11) is provided between the output and the first or second voltage lines respectively.
12. A memory device, comprising a voltage driver circuit according to any one of the claims 1 to 11.
13. An integrated circuit, comprising or including a memory device according to claim 12.

14. A computing system, including an integrated circuit according to claim 13.

1/16




FIG. 1




FIG. 2




FIG. 3

4/16




FIG. 4




FIG. 5a

6/16




FIG. 5b

7/16




FIG. 6a

8/16





FIG. 6b

9/16



**FIG. 7**

10/16




FIG. 8

11/16




FIG. 9a

12/16




FIG. 9b

13/16

ERASE




FIG. 9c

14/16




FIG. 10a

15/16




FIG. 10b

16/16

ERASE




FIG. 10c