

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
11 December 2008 (11.12.2008)

PCT

(10) International Publication Number
WO 2008/151104 A1

(51) International Patent Classification:
H01L 21/288 (2006.01) *C25D 7/12* (2006.01)

(74) Agent: **LU, Yan**; Sync Technology Law Group, Suite 205B, 1090 Century Blvd., Shanghai 200120 (CN).

(21) International Application Number:
PCT/US2008/065472

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(22) International Filing Date: 2 June 2008 (02.06.2008)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
11/810,287 4 June 2007 (04.06.2007) US

(71) Applicant (*for all designated States except US*): **LAM RESEARCH CORPORATION** [US/US]; 4650 Cushing Parkway, Fremont, California 94538 (US).


(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(72) Inventors; and

(75) Inventors/Applicants (*for US only*): **YOON, Hyungsuk Alexander** [US/US]; 6505 Hiribayashi Drive, San Jose Ca, California 95120 (US). **REDECKER, Fritz** [US/US]; 1801 Soiux Drive, Fremont, Ca, California 94539 (US).

[Continued on next page]

(54) Title: METHODS OF FABRICATING ELECTRONIC DEVICES USING DIRECT COPPER PLATING



(57) Abstract: The present invention relates to methods and structures for the metallization of semiconductor devices. One aspect of the present invention is a method of forming a semiconductor device having copper metallization. In one embodiment, the method includes providing a patterned wafer having a diffusion barrier for copper; depositing a copperless seed layer on the diffusion barrier effective for electrochemical deposition of gapfill copper. The seed layer is formed by a conformal deposition process and by a nonconformal deposition process. The method further includes electroplating copper gapfill onto the seed layer. Another aspect of the invention includes electronic devices made using methods and structures according to embodiments of the present invention.

FIG. 1



Declaration under Rule 4.17:

— *of inventorship (Rule 4.17(iv))*

Published:

— *with international search report*

— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

METHODS OF FABRICATING ELECTRONIC DEVICES USING DIRECT COPPER PLATING

CROSS-REFERENCE

[001] The present application is related to U.S. Patent Application S/N 11/641,364, filed 12/18/2006, Docket # XCR-001, titled "METHODS AND SYSTEMS FOR BARRIER LAYER SURFACE PASSIVATION," to Yezdi DORDI, John BOYD, Fritz REDEKER, William THIE, Tiruchirapalli ARUNAGIRI, and Hyungsuk Alexander YOON; U.S. Patent Application S/N 11/382,906, filed 05/25/2006; U.S. Patent Application S/N 11/427,266, filed 06/28/2006; U.S. Patent Application S/N 11/461,415, filed 07/27/2006; U.S. Patent Application S/N 11/514,038, filed 08/30/2006; U.S. Patent Application S/N 10/357,664, filed 02/03/2003; U.S. Patent Application S/N 10/879,263, filed 06/28/2004; and U.S. Patent Application S/N 10/607,611, filed 06/27/2003; all of these patents and/or applications are incorporated herein, in their entirety, by this reference.

BACKGROUND

[002] This invention relates to improved methods and systems for the metallization of semiconductor devices such as integrated circuits, memory cells, and the like that use copper metallization; more specifically this invention relates to methods and systems for copper-based metallization of silicon integrated circuits.

[003] An important part of the fabrication of semiconductor devices is the metallization of the devices to electrically interconnect the device elements. For many such devices, the metallization of choice includes the use of copper metal lines. Metallization systems that use copper metal lines also must use a barrier material to isolate the copper from copper sensitive areas of the electronic devices. Some of the commonly used barrier layers for copper

metallization are materials such as tantalum, such as tantalum nitride, and such as combined layers of tantalum and tantalum nitride.

[004] The usual fabrication process for metallization systems that use copper involves the deposition of copper onto the barrier layers. Typically, a seed layer of copper is deposited onto the barrier layer; the seed layer of copper is then followed by a copper gapfill layer which provides the bulk copper for filling trenches and vias for the metallization. A preferred process for depositing the copper gapfill is electrochemical plating which typically uses a seed layer of copper.

[005] One problem that occurs in the standard technology used for copper metallization is that many of the preferred barrier materials such as tantalum and tantalum nitride, if exposed to air for extended periods of time, can form oxides such as tantalum oxide and tantalum oxynitride on the surface of the barrier layer. It is known that electroless deposition of copper onto the barrier layer for use as a seed layer is inhibited if there is oxide present on the barrier layer. In addition, copper does not adhere to the oxide on the barrier layer as well as it adheres to the pure barrier metal or metal rich barrier layer surface, such as tantalum and tantalum-rich surface on tantalum nitride.

[006] Another problem that occurs for the standard technology is that the requirements for new device technologies include using thinner copper layers as seed layers. These seed layers are often deposited by a physical vapor deposition process which has poor step coverage and produces an overhang for trenches and vias that can significantly narrow the opening of vias and trenches. Each of these problems can contribute to degrading the quality of electroplated gapfill copper. The overhang produced by deposition of copper by physical vapor deposition can cause pinch off for the electroplated copper, possibly leaving a liquid filled void in the gapfill copper. The requirements for a thinner copper layer for the seed layer may result in very thin copper layers on the sidewalls of features to be coated. The copper layer may even be discontinuous along the sidewall and can further contribute to formation of

voids in the gapfill copper. The poor quality copper gapfill that may result from the new requirements for seed layers can have a significant impact on the reliability of the electronic devices using such copper metallization systems.

[007] Clearly, there are numerous applications requiring high-performance, high reliability electronic devices. The problems that occur for the standard technology for fabricating electronic devices using copper metallization indicate there is a need for methods and structures that can allow the fabrication of electronic devices using copper metallization with improved performance and improved reliability. More specifically, there is a need for copper metallization systems that do not require standard technology copper seed layers for deposition of copper gapfill. There is also a need for metallization processes that avoid the problems associated with oxide formation on the barrier materials.

SUMMARY

[008] This invention pertains to methods and structures for fabricating semiconductor devices. The present invention seeks to overcome one or more of the deficiencies of the standard technologies for fabricating semiconductor devices such as integrated circuits, memory cells, and the like that use copper metallization.

[009] One aspect of the present invention is a method of fabricating semiconductor devices having copper metallization. In one embodiment, the method includes providing a patterned wafer having a diffusion barrier for copper; depositing a copperless seed layer on the diffusion barrier effective for electrochemical deposition of gapfill copper. The seed layer is partially formed by a conformal deposition process and partially formed by a nonconformal deposition process. The method further includes electroplating copper gapfill onto the seed layer. Another aspect of the present invention is a seed layer structure for fabricating semiconductor

devices that use copper metallization. Still another aspect of the present invention includes semiconductor devices fabricated using the methods disclosed infra.

[010] It is to be understood that the invention is not limited in its application to the details of construction and to the arrangements of the components set forth in the following description or illustrated in the drawings. The invention is capable of other embodiments and of being practiced and carried out in various ways. In addition, it is to be understood that the phraseology and terminology employed herein are for the purpose of description and should not be regarded as limiting.

[011] As such, those skilled in the art will appreciate that the conception, upon which this disclosure is based, may readily be utilized as a basis for the designing of other structures, methods, and systems for carrying out aspects of the present invention. It is important, therefore, that the claims be regarded as including such equivalent constructions insofar as they do not depart from the spirit and scope of the present invention.

BRIEF DESCRIPTION OF THE DRAWINGS

[012] FIG. 1 is a process flow diagram of an embodiment of the present invention.

[013] FIG. 2 is a process flow diagram of an embodiment of the present invention.

[014] FIG. 3A is a diagram of a substrate to be processed according to an embodiment of the present invention.

[015] FIG. 3B is a diagram of the substrate from Fig. 3A partially processed according to an embodiment of the present invention.

[016] FIG. 3C is a diagram of the substrate from Fig. 3A partially processed according to an embodiment of the present invention.

[017] FIG. 3D is a diagram of the substrate from Fig. 3A partially processed according to an embodiment of the present invention.

[018] FIG. 3E is a diagram of the substrate from Fig. 3A processed according to an embodiment of the present invention.

[019] Skilled artisans appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of embodiments of the present invention.

DESCRIPTION

[020] The present invention pertains to metallization for semiconductor devices using barrier layers and copper lines. The operation of embodiments of the present invention will be discussed below, primarily, in the context of transition metal barrier layers and copper metal lines for silicon integrated circuits. However, it is to be understood that embodiments in accordance with the present invention may be used for other metallization systems for which direct formation of the copper gapfill, without a seed layer of copper, is needed.

[021] In the following description of the figures, identical reference numerals have been used when designating substantially identical elements or steps that are common to the figures.

[022] Reference is now made to Fig. 1 where there is shown a process flow diagram 20 according to one embodiment of the present invention. Process flow diagram 20 shows a method of depositing a copper gapfill layer onto a transition metal barrier layer for integrated circuit metallization. Process flow diagram 20 includes step 25, step 30, and step 35.

[023] Step 25 provides a patterned integrated circuit wafer. Optionally, the integrated circuit wafer may be a semiconductor wafer such as a silicon wafer. As an alternative, the integrated circuit wafer may be a wafer of a material other than a semiconductor such as a glass wafer, such as a sapphire wafer,

or other material used for supporting integrated circuits. The pattern formed on the wafer usually includes features such as trenches and such as vias for interconnect metallization. The pattern may be formed by one or more processes that may include one or more lithography processes, deposition processes, etch processes, and planarization processes.

[024] Step 30 includes deposition of a seed layer effective for direct copper gapfill deposition. The seed layer is deposited, in part, by a conformal deposition process and, in part, by a nonconformal deposition process. Preferably, the seed layer is deposited so as to be effective to substantially prevent or retard oxidation of the barrier layer. Preferred seed layers for embodiments of the present invention comprise elements other than copper. More specifically, the preferred seed layers for embodiments of the present invention are copperless seed layers. For the purpose of this disclosure, the term "copperless" is defined here as being substantially free of copper or primarily containing elements other than copper. Furthermore, preferred embodiments of the present invention use a seed layer that is also resistant to oxide formation and does not form a surface oxide during processing that interferes with follow-on deposition of gapfill metal.

[025] Step 35 includes deposition of the gapfill metal. According to a preferred embodiment of the present invention, the gapfill metal comprises copper. Preferably, process flow 20 is carried out so that there is substantially no oxide present between the barrier layer and the seed layer and so that there is substantially no oxide present between the seed layer and the gapfill metal. According to preferred embodiments of the present invention, the gapfill metal comprises copper deposited by electrochemical plating.

[026] A further step (not shown in Fig. 1) that is an option for some embodiments of the present invention includes treating the surface of the barrier layer after the barrier has been formed. Treating the surface of the barrier layer may be performed in a variety of ways. The step is performed

so as to prepare the surface of the barrier layer for follow-on processing steps.

Treating the surface of the barrier layer is primarily done to improve the surface adhesion or to improve the contact resistance for layers deposited on the barrier layer. According to one embodiment of the present invention, treating the surface of the barrier layer is accomplished by subjecting the surface of the barrier layer to a hydrogen containing plasma. The hydrogen containing plasma may be configured to remove contaminants on the surface of the barrier layer such as to decompose metal oxides formed on the surface of the barrier layer so as to produce a metal rich surface at the surface of the barrier layer. An example of a suitable hydrogen containing plasma for treating the surface of the barrier layer is described in commonly owned US patent application serial number 11/514,038, filed on 08/30/2006 and is incorporated herein, in its entirety, by this reference.

[027] For embodiments of the present invention, the diffusion barriers have properties sufficient to substantially prevent diffusion of the gapfill metal used in the semiconductor devices. Some examples of suitable diffusion barriers include, but are not limited to, tantalum carbon nitride, tantalum nitride, titanium nitride, titanium silicon nitride, tungsten nitride, and tungsten carbon nitride. Preferred diffusion barriers for semiconductor devices with copper metallization use compounds containing tantalum, such as tantalum nitride.

[028] Seed layers for embodiments of the present invention preferably include oxidation resistant electrical conductors such as oxidation resistant metals. Some examples of suitable seed layers include, but are not limited to, rhenium, osmium, iridium, cobalt, nickel, platinum, and palladium.

[029] Embodiments of the present invention may be accomplished using a variety of deposition processes capable of providing controlled conformal deposition and controlled nonconformal deposition for formation of the seed layer. It is known that by selecting the proper combination of materials and process conditions, conformal deposition can be accomplished using processes such as atomic layer deposition and chemical vapor deposition.

There are also options as to how the atomic layer deposition processes are performed and as to how the chemical vapor deposition processes are performed. It is also known that by selecting the proper combination of materials and process conditions, nonconformal deposition can be accomplished using chemical vapor deposition. The general processes of atomic layer deposition and chemical vapor deposition are well known in the art. There are multiple processes to choose from for forming seed layers according to embodiments of the present invention.

[030] Another option to achieve nonconformal deposition to practice embodiments of the present invention includes using traditional nonconformal deposition processes such as line-of-sight deposition processes. Some examples of traditional nonconformal deposition processes include, but are not limited to, sputtering, vacuum evaporation, and other physical vapor deposition processes. The general process of physical vapor deposition is well known in the art. There are multiple processes to choose from for forming seed layers according to embodiments of the present invention.

[031] Embodiments of the present invention can be carried out using any types or combinations of deposition processes that provide suitable seed layers for embodiments of the present invention. Some examples of specific options for embodiments of the present invention are as follows: The conformal deposition process includes atomic layer deposition. The conformal deposition process includes chemical vapor deposition. The nonconformal deposition process includes physical vapor deposition. The nonconformal deposition process includes metal evaporation or sputtering. The conformal deposition process is accomplished by atomic layer deposition and the nonconformal deposition process is accomplished by chemical vapor deposition. The conformal deposition process is accomplished by atomic layer deposition and the nonconformal deposition process is accomplished by physical vapor deposition.

[032] For a preferred embodiment of the present invention, the nonconformal deposition process produces a thicker deposit over the field areas than in the patterned features. In other words, the nonconformal portion of the seed layer is deposited so that it is thicker on the top surface of the substrate and does not increase the thickness of the seed layer deposited in the features, i.e., along the sidewalls and bottoms of the features, significantly enough to interfere with the gapfill of the features. Furthermore, preferred embodiments of the present invention use materials and processes for depositing the nonconformal portion of the seed layer so that overhanging deposits at the opening of the vias and trenches do not narrow the opening enough to significantly interfere with the gapfill of the features. More specifically, the nonconformal deposition process is performed so as to reduce the amount of overhanging deposit for the trenches and vias. The reduction of the overhanging deposit decreases the incidences of pinch off and void formation in the gapfill copper.

[033] The thickness of the conformal portion of the seed layer is determined by the thickness needed to provide substantially continuous coverage over the substrate, particularly in the features that will receive the gapfill metal, so that a gapfill metal of sufficient quality can be electrochemically deposited in the features. Preferably, the thickness of the seed layer is sufficient to enable direct electrochemical plating of copper gapfill without need for a seed layer comprising copper.

[034] The thickness of the nonconformal portion of the seed layer is determined by the resistivity of the seed layer. Seed layers according to embodiments of the present invention are copperless seed layers intended to replace seed layers that comprise copper. Copper is a good electrical conductor and typically has an electrical conductivity that is significantly lower than that of materials preferred for seed layers according to embodiments of the present invention. The thickness of the nonconformal portion of the seed layer is selected so as to provide an electrical resistance for the substrate that is about equal to the electrical resistance for a substrate that uses a seed

layer of copper. For a preferred embodiment of the present invention, the nonconformal deposition process increases the thickness of the copperless seed layer so that the copperless seed layer has an electrical resistance suitable for electrochemical plating gapfill copper. In other words, the seed layer formed in step 30 is sufficiently thick to eliminate the need for a seed layer comprising copper and step 35 includes the deposition of an electroplated copper gapfill layer on the seed layer formed in step 30. Electrochemical plating is a well-known wet process. An example of a suitable electrochemical plating process and equipment is described in commonly owned U.S. Patent S/N 11/494,997, filed 07/28/2006, titled "APPARATUS AND METHOD FOR DEPOSITING AND PLANARIZING THIN FILMS OF SEMICONDUCTOR WAFERS," inventors Ravkin et al., which is incorporated herein, in its entirety, by this reference.

[035] As an option for some embodiments of the present invention, deposition of the conformal portion of the seed layer and deposition of the nonconformal portion of the seed layer may be accomplished using the same process module. In other words, the deposition of one portion may be performed and immediately followed by deposition of the other portion without removing the wafer from the process chamber. Alternatively, suitable results can also be obtained using a process module configured specifically for the conformal deposition and using a second process module configured specifically for the nonconformal deposition.

[036] According to one embodiment of the present invention, the conformal deposition portion is deposited before the nonconformal deposition portion. According to another embodiment of the present invention, the nonconformal deposition portion is deposited before deposition of the conformal deposition portion.

[037] Reference is now made to Fig. 2 where there is shown a process flow diagram 50 according to a preferred embodiment of the present invention. Process flow diagram 50 shows a method of depositing a copper gapfill layer

using ruthenium as a seed layer for integrated circuit metallization. Process flow diagram 50 includes step 55, step 60, and step 65.

[038] Step 55 provides a patterned integrated circuit wafer that includes a tantalum nitride barrier layer to prevent diffusion of gapfill copper. Optionally, the integrated circuit wafer may be a semiconductor wafer such as a silicon wafer. As an alternative, the integrated circuit wafer may be a wafer of a material other than a semiconductor such as a glass wafer, such as a sapphire wafer, or other material used for supporting integrated circuits. The pattern formed on the wafer usually includes features such as trenches and such as vias for interconnect metallization as used in damascene or dual damascene structures. The pattern may be formed by one or more processes that may include one or more lithography processes, deposition processes, etch processes, and planarization processes.

[039] Step 60 includes atomic layer deposition of ruthenium to produce a conformal portion and chemical vapor deposition of ruthenium to produce a nonconformal portion. The ruthenium is deposited onto the barrier layer. Preferably, the atomic layer deposition of ruthenium is done so as to be effective to substantially prevent or retard oxidation of the barrier layer. As an option for some embodiments of the present invention, the seed layer comprises substantially pure ruthenium rather than ruthenium alloyed with another metal.

[040] Step 65 includes deposition of gapfill copper. Preferably, process flow 50 is carried out so that there is substantially no oxide present between the barrier layer and the atomic layer deposition of ruthenium.

[041] A further step (not shown in Fig. 2) that is optional for some embodiments of the present invention includes treating the surface of the barrier layer after the barrier has been formed. Treating the surface of the barrier layer may be performed in a variety of ways. The step is performed so as to prepare the surface of the barrier layer for follow-on processing steps.

Treating the surface of the barrier layer is primarily done to improve the surface adhesion or improve the contact resistance for layers deposited on the barrier layer. According to one embodiment of the present invention, treating the surface of the barrier layer is accomplished by subjecting the surface of the barrier layer to a hydrogen containing plasma. The hydrogen containing plasma may be configured to remove contaminants on the surface of the barrier layer such as to decompose metal oxides formed on the surface of the barrier layer so as to produce a metal rich surface at the surface of the barrier layer. An example of a suitable hydrogen containing plasma for treating the surface of the barrier layer is described in commonly owned US patent application serial number 11/514,038, filed on 08/30/2006 and is incorporated herein, in its entirety, by this reference.

[042] The general process of atomic layer deposition of ruthenium is well known in the art. There are multiple processes to choose from for the deposition of ruthenium by atomic layer deposition for step 60. The deposition of ruthenium by atomic layer deposition is performed to provide a conformal layer of ruthenium so as to substantially prevent oxidation of the tantalum nitride layer. Preferably, the ruthenium deposited by atomic layer deposition is substantially continuous and has a thickness sufficient to enable direct electrochemical plating of copper along the sidewalls and bottom surfaces of trenches and vias on the wafer for copper gapfill without need for a seed layer comprising copper.

[043] For a preferred embodiment of the present invention, the deposition of ruthenium by atomic layer deposition uses deposition chemistries that do not substantially oxidize the tantalum nitride barrier layer. Exemplary process chemistries for deposition of ruthenium by atomic layer deposition use a precursor ruthenium compound such as, but not limited to, bis(cyclopentadienyl) ruthenium (II), bis(ethyl cyclopentadienyl) ruthenium (II), bis(isopropyl cyclopentadienyl) ruthenium (II), bis(methyl cyclopentadienyl) ruthenium (II), and (2,4-dimethylpentadienyl)(ethylcyclopentadienyl) ruthenium.

A preferred chemistry for ALD Ru is bis(ethyl cyclopentadienyl) ruthenium

(II) + oxygen or bis(ethyl cyclopentadienyl) ruthenium (II) + hydrogen radicals. A variety of ruthenium compounds can be obtained from commercial suppliers such as Sigma-Aldrich Corp., St. Louis, Missouri.

[044] The general process of chemical vapor deposition of ruthenium is well known in the art. There are multiple processes to choose from for the deposition of the CVD ruthenium for step 60. The deposition of ruthenium by chemical vapor deposition is done so as to form a thick layer of ruthenium on the top surfaces of the wafer without substantially increasing the thickness of ruthenium deposited in trenches and vias formed on the wafer. In other words, the CVD ruthenium is deposited so that it is a nonconformal coating that is substantially excluded from deposition into trenches and vias formed on the wafer. The thicker layer of ruthenium is needed so that the electrical resistance of the ruthenium layer is sufficiently low to enable direct electrochemical plating of copper gapfill on the ruthenium. This means that there is no need for a seed layer comprising copper for deposition of the gapfill copper. The use of a nonconformal deposition process for making the thick ruthenium layer reduces the amount of overhang for the trenches and vias and consequently reduces the incidences of pinch off and void formation in the gapfill copper.

[045] Exemplary process chemistries for deposition of the CVD ruthenium use a precursor ruthenium compound such as, but not limited to, the compounds presented above for atomic layer deposition of ruthenium. As a result of having a portion of the ruthenium seed layer deposited by atomic layer deposition, the tantalum nitride barrier layer may be substantially protected from oxidation. This means that additional process chemistries that include the use of oxygen or oxygen compounds can be suitable for the nonconformal deposition of ruthenium. Additional process chemistries that may be used for deposition of the nonconformal portion of the ruthenium seed layer include, but are not limited to, ruthenium acetylacetonate (II), tris(tetramethylheptanedionato) ruthenium (III), tricarbonyl cyclopentadienyl ruthenium (I), and dodecacarbonyl triruthenium (0). Ruthenium compounds

for chemical vapor deposition are commercially available from suppliers such as Sigma-Aldrich Corp., St. Louis, Missouri.

[046] As an option for some embodiments of the present invention, the deposition of ruthenium by atomic layer deposition and deposition of ruthenium by chemical vapor deposition may be accomplished using the same process module. In other words, the deposition of ruthenium by atomic layer deposition may be performed and immediately followed by deposition of ruthenium by chemical vapor deposition without removing the wafer from the process chamber. However, suitable results can also be obtained using a process module configured for atomic layer deposition of ruthenium and using a second process module configured for chemical vapor deposition of ruthenium.

[047] According to another embodiment of the present invention, the chemical vapor deposition of ruthenium is performed before the atomic layer deposition of ruthenium. According to a preferred embodiment of the present invention, the atomic layer deposition of ruthenium is performed before the chemical vapor deposition of ruthenium.

[048] In a preferred embodiment, the ruthenium deposited in step 60 is sufficiently thick to act as a seed layer for copper deposition. In other words, the nonconformal portion of the seed layer, deposited by chemical vapor deposition, combined with the conformal portion of the seed layer, deposited by atomic layer deposition, provides a deposit having an electrical resistance suitable for electrochemical plating gapfill copper. Step 65 includes the deposition of an electroplated copper gapfill layer on the ruthenium formed in step 60. Electrochemical plating is a well-known wet process. An example of an electrochemical plating process suitable for embodiments of the present invention is described in commonly owned United States Patent 7,153,400, filed 06/27/2003, the contents of which are incorporated herein, in their entirety, by this reference.

[049] To further illustrate the process flow presented in Fig. 2, reference is now made to Fig. 3A, Fig. 3B, Fig. 3C, Fig. 3D, and Fig. 3E where there is shown a cross sectional side view of a section of a patterned device wafer processed according to process flow 50 presented in Fig. 2. Figure 3A shows a patterned device wafer 100A to be processed according to the process flow shown in Fig. 2. Device wafer 100A includes a semiconductor wafer 110 or other substrate for device fabrication and a dielectric layer 115 having a patterned feature such as a trench or via 120. Trench or via 120 may be formed in dielectric layer 115 for damascene or dual damascene structures used for electronic device metallization.

[050] Figure 3B shows a patterned device wafer 100B that is essentially the same as the patterned device wafer described in Fig. 3A. Device wafer 100B includes a semiconductor wafer 110 or other substrate for device fabrication and a dielectric layer 115 having a patterned feature such as a trench or via 120. Patterned device wafer 100B also includes a tantalum nitride layer 125 deposited by atomic layer deposition. Tantalum nitride layer 125 is deposited so that it is effective as a diffusion barrier for copper gapfill. The deposition of tantalum nitride layer 125 is accomplished by atomic layer deposition so as to provide substantially conformal coverage that is uniform and substantially continuous.

[051] Figure 3C shows a patterned device wafer 100C that is essentially the same as the patterned device wafer described in Fig. 3B. Device wafer 100C includes a semiconductor wafer 110 or other substrate for device fabrication, a dielectric layer 115 having a patterned feature such as a trench or via 120, and a tantalum nitride layer 125 deposit as a metallization diffusion barrier by atomic layer deposition. Patterned device wafer 100C also includes ALD ruthenium 130 which is an atomic layer deposition portion of a ruthenium seed layer. The ruthenium seed layer is a copperless seed layer for direct electrochemical plating copper gapfill. The deposition of ALD ruthenium 130 is accomplished by atomic layer deposition so as to provide substantially conformal coverage that is uniform and substantially continuous.

Another benefit of using atomic layer deposition for ALD ruthenium 130 is the high degree of thickness control that is characteristic of atomic layer deposition.

[052] Figure 3D shows a patterned device wafer 100D that is essentially the same as the patterned device wafer described in Fig. 3C. Device wafer 100D includes a semiconductor wafer 110 or other substrate for device fabrication, a dielectric layer 115 having a patterned feature such as a trench or via 120, a tantalum nitride layer 125 deposit as a metallization diffusion barrier by atomic layer deposition, and ALD ruthenium 130 which is an atomic layer deposition portion of a ruthenium seed layer. Patterned device wafer 100D also includes CVD ruthenium 135 which is a nonconformal chemical vapor deposition portion of the ruthenium seed layer. The ruthenium seed layer is a copperless seed layer for direct electrochemical plating copper gapfill. According to one embodiment of the present invention, the ruthenium seed layer includes two portions: ALD ruthenium 130 and CVD ruthenium 135.

[053] The deposition of CVD ruthenium 135 is accomplished by chemical vapor deposition using process conditions that provide substantially nonconformal coverage. Preferably, a uniform deposit of CVD ruthenium 135 is formed on the top surface of the device wafer but additional deposition into the features such as vias and trenches is minimized or substantially prevented. This means that a thick layer of CVD ruthenium 135 can be formed on the top surface of the device wafer without increasing the amount of ruthenium in the features significantly enough to interfere with electrochemical plating copper gapfill in the features. A sufficient amount of CVD ruthenium 135 is deposited so as to make the electrical resistance for the device wafer low enough for direct electroplating copper gapfill onto the ruthenium seed layer.

[054] Figure 3E shows a patterned device wafer 100E that is essentially the same as the patterned device wafer described in Fig. 3D with the exception of also having an electrochemically plated copper gapfill 140. Figure 3E shows

the copper filling the gap in the feature and overburden copper on the surface. Further processing of patterned device wafer 100E may include well-known process steps that may include removal and planarization of overburden materials, metallization passivation, and further processing to complete the fabrication of electronic devices.

[055] Another embodiment of the present invention is a seed layer for electrochemical plating of copper metallization in a semiconductor device structure. A diagram of the seed layer is presented in Fig. 3E which shows a cross-sectional side view of a patterned device wafer 100E as described above. The seed layer comprises a conformal deposit of a portion of the seed layer, shown in Fig. 3E as ALD ruthenium 130, and a nonconformal deposit of a portion of the seed layer, shown in Fig. 3E as CVD ruthenium 135.

[056] It is to be understood that the seed layer shown in Fig. 3E is a preferred embodiment that uses ruthenium as a material for the seed layer; however, other embodiments of the present invention may include a material other than ruthenium for the seed layer. The seed layer shown in Fig. 3E is formed on a tantalum nitride diffusion barrier according to a preferred embodiment of the present invention. As an alternative for other embodiments of the present invention, the seed layer may be deposited on other barrier layers such as, but not limited to, tantalum, tungsten nitride, tungsten carbon nitride, tantalum nitride, tantalum carbon nitride, titanium nitride, titanium silicon nitride, or combinations thereof. According to a preferred embodiment of the present invention, the barrier layer is a diffusion barrier for copper metallization.

[057] According to one embodiment of the seed layer, the conformal portion of the deposit is formed by atomic layer deposition or chemical vapor deposition and the nonconformal portion of the deposit is formed by chemical vapor deposition or physical vapor deposition. Examples of physical vapor deposition processes that may be suitable for some embodiments of the

present invention include, but are not limited to, metal evaporation and sputtering.

[058] A variety of options exists for the equipment and systems that can be used for carrying out process steps for embodiments of the present invention. A particularly useful system and equipment configuration for practicing embodiments of the present invention is a controlled environment processing system such as those described in commonly owned U.S. Patent Application S/N 11/641,364, filed 12/18/2006, Docket # XCR-001, titled "METHODS AND SYSTEMS FOR BARRIER LAYER SURFACE PASSIVATION," to Yezdi DORDI, John BOYD, Fritz REDEKER, William THIE, Tiruchirapalli ARUNAGIRI, and Hyungsuk Alexander YOON; U.S. Patent Application S/N 11/382,906, filed 05/25/2006; U.S. Patent Application S/N 11/427,266, filed 06/28/2006; U.S. Patent Application S/N 11/461,415, filed 07/27/2006; U.S. Patent Application S/N 11/514,038, filed 08/30/2006; U.S. Patent Application S/N 10/357,664, filed 02/03/2003; U.S. Patent Application S/N 10/879,263, filed 06/28/2004; and U.S. Patent Application S/N 10/607,611, filed 06/27/2003; all of these patents and/or applications are incorporated herein, in their entirety, by this reference.

[059] In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention.

[060] Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not

to be construed as a critical, required, or essential feature or element of any or all the claims.

[061] As used herein, the terms “comprises,” “comprising,” “includes,” “including,” “has,” “having,” “at least one of,” or any other variation thereof, are intended to cover a non-exclusive inclusion. For example, a process, method, article, or apparatus that comprises a list of elements is not necessarily limited only to those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Further, unless expressly stated to the contrary, “or” refers to an inclusive or and not to an exclusive or. For example, a condition A or B is satisfied by any one of the following: A is true (or present) and B is false (or not present), A is false (or not present) and B is true (or present), and both A and B are true (or present).

[062] Further, unless expressly stated to the contrary, “at least one of” is to be interpreted to mean “one or more.” For example, a process, method, article, or apparatus that comprises one or more of a list of elements and if one or more of the elements comprises a sub-list of sub-elements, then the sub-elements are to be considered in the same manner as the elements. For example, at least one of A and B is satisfied by any one of the following: A is true (or present) and B is false (or not present), A is false (or not present) and B is true (or present), and both A and B are true (or present).

CLAIMS

What is claimed is:

1. A method of forming a semiconductor device having copper metallization comprising:

providing a patterned wafer having a diffusion barrier for copper;

depositing a copperless seed layer on the diffusion barrier effective for direct electrochemical deposition of gapfill copper, the seed layer being formed by a conformal deposition process and by a nonconformal deposition process; and

electroplating copper gapfill onto the seed layer.

2. The method of claim 1, wherein the diffusion barrier comprises tantalum nitride.

3. The method of claim 1, wherein the diffusion barrier comprises tungsten nitride, tungsten carbon nitride, tantalum carbon nitride, titanium nitride, or titanium silicon nitride.

4. The method of claim 1, wherein the seed layer comprises an oxidation resistant metal selected from the group consisting of rhenium, osmium, iridium, cobalt, nickel, platinum, and palladium.

5. The method of claim 1, wherein the seed layer comprises ruthenium.

6. The method of claim 1, wherein the seed layer is substantially pure ruthenium.

7. The method of claim 1, wherein the seed layer is ruthenium and the diffusion barrier comprises tantalum nitride.

8. The method of claim 1, wherein the conformal deposition process comprises atomic layer deposition.
9. The method of claim 1, wherein the conformal deposition process comprises chemical vapor deposition.
10. The method of claim 1, wherein the nonconformal deposition process comprises physical vapor deposition.
11. The method of claim 1, wherein the non-conformal deposition process comprises metal evaporation or sputtering.
12. The method of claim 1, wherein the conformal deposition process is accomplished by atomic layer deposition and the nonconformal deposition process is accomplished by chemical vapor deposition.
13. The method of claim 1, wherein the conformal deposition process is accomplished by atomic layer deposition and the nonconformal deposition process is accomplished by physical vapor deposition.
14. The method of claim 1, wherein the nonconformal deposition process produces a thicker deposit over the field areas than in the patterned features.
15. The method of claim 1, wherein the nonconformal deposition process produces a deposit having an electrical resistance suitable for electrochemical plating gapfill copper.
16. A method of manufacturing a semiconductor device having copper metallization, the method comprising:
 - providing a patterned semiconductor device wafer;

using atomic layer deposition to deposit a tantalum nitride diffusion barrier for copper;

depositing a ruthenium seed layer by atomic layer deposition to form a conformal portion of the seed layer and chemical vapor deposition to form a nonconformal portion of the seed layer so that the seed layer is effective for direct electrochemical deposition of gapfill copper; and

electroplating a copper gapfill layer onto the ruthenium seed layer.

17. The method of claim 16, wherein the atomic layer deposition and chemical vapor deposition exclude oxygen compounds or oxygen.

18. The method of claim 16, further comprising treating the barrier layer surface in a hydrogen containing plasma before deposition of the ruthenium seed layer.

19. The method of claim 16, wherein the atomic layer deposition excludes oxygen compounds or oxygen and is performed before the chemical vapor deposition.

20. A seed layer for electrochemical plating of copper metallization in a semiconductor device structure comprising a conformal deposit of a portion of the seed layer and a nonconformal deposit of a portion of the seed layer.

21. The seed layer of claim 20, wherein the seed layer comprises ruthenium.

22. The seed layer of claim 20, wherein the seed layer is deposited on a diffusion barrier for copper.

23. The seed layer of claim 20, wherein the seed layer is deposited on a barrier layer comprising tantalum nitride.

24. The seed layer of claim 20, wherein the seed layer is deposited on a barrier layer comprising tantalum, tungsten nitride, tungsten carbon nitride, tantalum nitride, tantalum carbon nitride, titanium nitride, titanium silicon nitride, or combinations thereof.
25. The seed layer of claim 20, wherein the conformal deposit is formed by atomic layer deposition.
26. The seed layer of claim 20, wherein the nonconformal deposit is formed by chemical vapor deposition.
27. The seed layer of claim 20, wherein the nonconformal deposit is formed by physical vapor deposition.
28. The seed layer of claim 20, wherein the nonconformal deposit is formed by metal evaporation or sputtering.
29. The seed layer of claim 20, wherein the conformal deposit is formed by atomic layer deposition and the nonconformal deposit is formed by chemical vapor deposition.
30. The seed layer of claim 20, wherein the conformal deposit is formed by atomic layer deposition and the nonconformal deposit is formed by physical vapor deposition.
31. The seed layer of claim 20, wherein the conformal deposit is formed by atomic layer deposition or chemical vapor deposition and the nonconformal deposit is formed by chemical vapor deposition or physical vapor deposition.
32. The seed layer of claim 20, wherein the nonconformal deposit is thicker over the field areas than in patterned features of the semiconductor device.

- 33. The seed layer of claim 20, wherein the nonconformal deposit has an electrical resistance sufficiently low for electrochemical plating gapfill copper.
- 34. A semiconductor device made using the method of claim 1.
- 35. A semiconductor device made using the method of claim 16.
- 36. A semiconductor device made using the seed layer of claim 20.




FIG. 1




FIG. 2

100A ↗




FIG. 3A

100B →




FIG. 3B

100C →




FIG. 3C

100D →




FIG. 3D




FIG. 3E

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2008/065472**A. CLASSIFICATION OF SUBJECT MATTER*****H01L 21/288(2006.01)i, C25D 7/12(2006.01)i***

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 8 H01L, C25D, C23C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean Utility models and applications for Utility models since 1975

Japanese Utility models and applications for Utility models since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKIPASS(KIPO internal) & keyword: copper, conformal, and nonconformal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6399496 B1 (DANIEL CHARLES EDELSTEIN et al.) 4 June 2002 See the Abstract; Column 1, Line 20 - Column 10, Line 28; Claims 1-21.	1-36
A	US 2003-0171003 A1 (JAE-JEONG KIM et al.) 11 September 2003 See the Abstract; Paragraph [0029] - Paragraph [0042]; Claims 1-19.	1-36
A	US 2006-0165892 A1 (TIMOTHY W. WEIDMAN) 27 July 2006 See the Abstract; Paragraph [0032] - Paragraph [0110]; Claims 1-23.	1-36



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

28 OCTOBER 2008 (28.10.2008)

Date of mailing of the international search report

28 OCTOBER 2008 (28.10.2008)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
Government Complex-Daejeon, 139 Seonsa-ro, Seo-
gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

Lee, Byul Sup

Telephone No. 82-42-481-8497



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2008/065472

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 6399496 B1	04.06.2002	CN 1150619 C	19.05.2004
		CN 1233856 A	03.11.1999
		DE 69929496 D1	06.04.2006
		EP 0954027 A1	03.11.1999
		EP 0954027 B1	18.01.2006
		JP 11-340229 A	10.12.1999
		KR 10-1999-0083124 A	25.11.1999
		SG 77224 A1	19.12.2000
		TW 418517 B	11.01.2001
		TW 418517 A	11.01.2001
		US 6181012 B1	30.01.2001
US 2003-0171003 A1	11.09.2003	KR 2003072978 A	19.09.2003
		US 6858479 B2	22.02.2005
US 2006-0165892 A1	27.07.2006	EP 1853745 A2	14.11.2007
		KR 10-2007-0101357 A	16.10.2007
		TW 200702474 A	16.01.2007
		US 2006-165892 A1	27.07.2006