



(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
25.11.2015 Bulletin 2015/48

(51) Int Cl.:
G11C 7/12 (2006.01) **G11C 16/24 (2006.01)**
G11C 16/28 (2006.01)

(21) Application number: **15167701.0**

(22) Date of filing: **13.05.2015**

(84) Designated Contracting States:
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR
Designated Extension States:
BA ME
Designated Validation States:
MA

(72) Inventors:
• **Conte, Antonino**
95030 TREMESTIERI ETNEO (IT)
• **Micciche', Mario**
92100 AGRIGENTO (IT)
• **Pagano, Santi Nunzio Antonino**
95124 CATANIA (IT)

(30) Priority: **13.05.2014 IT MI20140864**

(74) Representative: **Nannucci, Lorenzo et al**
Studio Torta S.p.A.
Via Viotti, 9
10121 Torino (IT)

(71) Applicant: **STMicroelectronics S.r.l.**
20864 Agrate Brianza (MB) (IT)

(54) **SENSE STRUCTURE BASED ON MULTIPLE SENSE AMPLIFIERS WITH LOCAL REGULATION OF A BIASING VOLTAGE**

(57) A solution relating to a sense structure is proposed. Particularly, the sense structure (200) comprises a plurality of sense amplifiers (205_i), each sense amplifier comprising at least one measuring terminal (IN_m) and a reference terminal (IN_r) for receiving a measuring current (I_m) and a reference current (I_r), respectively, output means (225) for providing an output voltage (V_{out}) according to a comparison between the measuring current and the reference current, and voltage regulating means in cascode configuration (220_m, 220_r) for regulating a voltage at the measuring terminal and at the reference terminal, the regulating means comprising a measuring regulating transistor (220_m) and a reference regulating transistor (220_r) having a first conduction terminal coupled with the measuring terminal and with the reference terminal, respectively, a second conduction terminal coupled

with the output means and a control terminal coupled with a biasing terminal (T_b), the sense structure further comprising biasing means (230) for providing a biasing voltage (V_b) to the biasing terminal of all the sense amplifiers, and common regulating means (235) for regulating the biasing voltage for all the sense amplifiers, wherein each sense amplifier further comprises local regulating means (240) for regulating the biasing voltage applied to the biasing terminal, and in that the sense structure further comprises switching means (245) selectively controllable for coupling the local regulating means of each sense amplifier with the common regulating means to refresh the local regulating means in a rest condition and for decoupling the local regulating means of each sense amplifier from the common regulating means in an operative condition.




FIG.2

Description

[0001] The present disclosure relates to the field of electronics. More specifically, this disclosure relates to sense amplifiers.

[0002] Sense amplifiers are commonly used to compare a measuring current at low value provided by a load (for example, on the order of a few μA) with a reference current. For example, several memory devices (and especially non-volatile memory devices) are provided with sense amplifiers for reading logic values stored in selected memory cells. Typically, each memory device simultaneously reads a word formed by the logic values stored in a selected page of memory cells (for example, 64-256); therefore, the memory device comprises a sense structure formed by a corresponding number of sense amplifiers (each one for reading a corresponding memory cell of the selected page).

[0003] The operation of the sense amplifiers typically requires that its terminals receiving the measuring current and the reference current should be kept at a predetermined sensing voltage. For example, in non-volatile memory devices (wherein the logic values stored in the memory cells are typically represented by a threshold voltage of its floating gate MOS transistors), the sensing voltage is used to bias the selected memory cells for reading (so that their MOS transistors are conductive or non-conductive according to the stored logic value).

[0004] An accurate control of the sensing voltage is important in many applications of the sense amplifiers. For example, in the non-volatile memory devices the sensing voltage should be maintained at a value such as to enable the correct discrimination of the logic values stored in the selected memory cells but without any alteration thereof. This is particularly important when the sensing voltage has relatively low value (for example, <1-2 V).

[0005] For this purpose, the sense amplifiers are usually equipped with a voltage regulator (for regulating the sensing voltage to limit possible variations with respect to its desired value). A typical implementation of such voltage regulator is with transistors (for example, of the MOS type) in cascode configuration; this structure allows pre-loading of the terminals of the sense amplifiers (to the sensing voltage) in a fast way, even when they are connected to a load with high capacitance (for example, a column of memory cells in the non-volatile memory devices). Particularly, in a cascode configuration with fixed control (for example, of the gate type), the sensing voltage is regulated by controlling the transistors of the voltage regulator by a biasing voltage of constant value (provided by a biasing stage being common to all the sense amplifiers).

[0006] However, the measuring current may cause noise (variable with their value) on the biasing voltage. In addition, the different sense amplifiers may affect each other (according to the different values of their measuring currents). Therefore, the biasing voltage is normally reg-

ulated, for example, by a regulating capacitor being common to all the sense amplifiers that filters the noise caused by them (thereby limiting its effects). Such regulating capacitor has a relatively high capacitance, which increases with the number of sense amplifiers (for example, on the order of 50-150 pF). This involves a considerable waste of area (for example, in a chip of semiconductor material on which the non-volatile memory device is integrated).

[0007] US 2011/090745 A1 discloses a sense amplifier, in particular for non-volatile memories, comprising a cascode transistor and means for biasing the cascode transistor, supplying a control voltage to a gate terminal of the cascode transistor. The means for biasing the cascode transistor comprise means for isolating the gate terminal of the cascode transistor from the output of the voltage generator during a first period of the precharge phase, so as to boost the bitline voltage, then for linking the gate terminal to the output of the voltage generator during a second period of the precharge phase.

[0008] A simplified summary of the present disclosure is herein presented in order to provide a basic understanding thereof; however, the sole purpose of this summary is to introduce some concepts of the disclosure in a simplified form as a prelude to its following more detailed description, and it is not to be interpreted as an identification of its key elements nor as a delineation of its scope.

[0009] In general terms, the present disclosure is based on the idea of regulating the biasing voltage locally.

[0010] Particularly, an aspect provides a sense structure comprising a plurality of sense amplifiers (each one comprising voltage regulating means in cascode configuration), wherein each sense amplifier further comprises local regulating means (for regulating a biasing voltage applied to the corresponding voltage regulating means) that is coupled/decoupled selectively with common regulating means of the sense structure.

[0011] A further aspect provides a non-volatile memory device comprising such sense structure.

[0012] A further aspect provides a system comprising one or more of such non-volatile memory devices.

[0013] A further aspect provides a corresponding sensing method.

[0014] More specifically, one or more aspects of the present disclosure are set out in the independent claims and advantageous features thereof are set out in the dependent claims, with the wording of all the claims that is herein incorporated *verbatim* by reference (with any advantageous feature provided with reference to any specific aspect that applies *mutatis mutandis* to every other aspect).

[0015] The solution of the present disclosure, as well as further features and the advantages thereof, will be best understood with reference to the following detailed description thereof, given purely by way of a non-restrictive indication, to be read in conjunction with the accompanying drawings (wherein, for the sake of simplicity, cor-

responding elements are denoted with equal or similar references and their explanation is not repeated, and the name of each entity is generally used to denote both its type and its attributes - such as value, content and representation). Particularly:

FIG.1 shows a principle block diagram of a memory device in which the solution according to an embodiment of the present disclosure may be applied,
 FIG.2 shows a principle block diagram of a sense structure according to an embodiment of the present disclosure,
 FIG.3 shows a simplified circuit diagram of a sense amplifier according to an embodiment of the present disclosure, and
 FIG.4A-FIG.4C show different operative conditions of such sense amplifier according to an embodiment of the present disclosure.

[0016] With reference in particular to FIG.1, a principle block diagram is shown of a memory device 100 in which the solution according to an embodiment of the present disclosure may be applied; for example, the memory device 100 is a non-volatile memory device being embedded (eNVM) in an electronic system, not shown in the figure (for example, a low power micro-controller or security apparatus).

[0017] The memory device 100 comprises a memory array 105, which is formed by a plurality of memory cells 110 (for example, based on floating-gate MOS transistors) organized in rows and columns (for example, 128-512 rows and 512-1024 columns); the memory cells of each row are coupled with a same word line WL, whereas the memory cells of each column are coupled with a same bit line BL. Each memory cell 110 may have different states each of which represents a logic value (for example, a bit) stored therein (for example, defined by a threshold voltage of its MOS transistor). The memory device 100 processes (*i.e.*, reads and writes) more bits simultaneously at the level of words (for example, each one consisting of $N=64$ bits), which are stored in a corresponding page of memory cells 110 of a same row.

[0018] An address buffer 115 receives an address ADR of a selected word (to be read from or to be written into a selected page). The address buffer 115 extracts a row address ADR_r and a column address ADR_c from the address ADR. The row address ADR_r is supplied to a row decoder 120_r that selects the word line WL of the selected page; the column address ADR_c is supplied to a column decoder 120_c that selects, within each packet of bit lines BL associated to an *i*-th position (with $i = 1 \dots N$) in all the pages, the bit line BL of the selected page.

[0019] A read/write unit 125 comprises all the components that are used to read and to write the memory cells 110; particularly, as far the context of the present disclosure is concerned, the read/write unit 125 comprises a sense structure for reading a word from a selected page. For this purpose, the read/write unit 125 is coupled with

the column decoder 120_c; moreover, the read/write unit 125 is coupled with an input/output (I/O) buffer 130, which receives a word to be written into the selected page or a word read from the selected page.

[0020] A control unit 135 (for example, implemented by a state machine) controls operation of the entire memory device 100 (by corresponding control signals, indicated as a whole with the reference Sc).

[0021] FIG.2 shows a principle block diagram of a sense structure 200 according to an embodiment of the present disclosure.

[0022] The sense structure 200 comprises a sense amplifier 205_{*i*} for each *i*-th packet of bit lines. The sense amplifier 205_{*i*} has two input terminals, and in particular a measuring terminal IN_{*m*}_{*i*} and a reference terminal IN_{*r*}_{*i*}. During each reading operation, the measuring terminal IN_{*m*}_{*i*} is coupled (via the column decoder, not shown in the figure) with the (selected) bit line, denoted with the reference BL_{*i*}, of the selected page within the corresponding packet of bit lines. The memory cells connected to the selected bit line BL_{*i*} are biased to a reading voltage (for example, 1-2V) so that the (selected) memory cell of the selected word conducts a reading current corresponding to its threshold voltage (for example, of low value or high value when the selected memory cell stores the logic value 0 or the logic value 1, respectively), and so that the other memory cells do not conduct any current; accordingly, the selected bit line BL_{*i*} conducts a measuring current *I_m*_{*i*} substantially equal to the reading current of the selected memory cell, which measuring current *I_m*_{*i*} is then supplied to the measuring terminal IN_{*m*}_{*i*}. A capacitor 210_{*i*} (in dashed lines between the measuring terminal IN_{*m*}_{*i*} and a reference voltage, or ground, terminal) represents a stray capacitance of the memory cells connected to the selected bit line BL_{*i*}. The reference terminal IN_{*r*}_{*i*} is instead coupled (via a corresponding switch, not shown in the figure) with a reference cell 215_{*i*} (referred to ground). During each reading operation, the reference cell 215_{*i*} is biased to the same reading voltage; the reference cell 215_{*i*} is configured to conduct a reference current *I_r*_{*i*} having an intermediate value between the low value and the high value of the reading current, which reference current *I_r*_{*i*} is then supplied to the reference terminal IN_{*r*}_{*i*}.

[0023] The sense amplifier 205_{*i*} comprises a voltage regulator stage in (fixed gate) cascode configuration, which is used to pre-charge the measuring terminal IN_{*m*}_{*i*} and the reference terminal IN_{*r*}_{*i*} to the reading voltage and to regulate it. The voltage regulator stage comprises a (measuring regulating) MOS transistor 220_{*m*}_{*i*} of N-type and a (reference regulating) MOS transistor 220_{*r*}_{*i*} of N-type. The transistor 220_{*m*}_{*i*} and the transistor 220_{*r*}_{*i*} have a source terminal that is coupled with the measuring terminal IN_{*m*}_{*i*} and with the reference terminal IN_{*r*}_{*i*}, respectively, and a gate terminal that is coupled with a biasing terminal Tb_{*i*}; moreover, the transistor 220_{*m*}_{*i*} and the transistor 220_{*r*}_{*i*} have a drain terminal that is coupled with a measuring node Nm_{*i*} and with a reference node Nr_{*i*}, re-

spectively, of an output stage 225_i. The output stage 225_i is supplied by a supply voltage V_{dd} of the electronic device (for example, 1.5-2V); the output stage 225_i has another node that defines an output terminal OUT_i of the sense amplifier 205_i, which provides an output voltage V_{outi} according to a comparison between the measuring current I_{m_i} and the reference current I_{r_i} (for example, at a low value or at a high value when the measuring current I_{m_i} is higher or lower, respectively, than the reference current I_{r_i}); the output voltage V_{outi} represents the bit stored in the selected memory cell (for example, the logic value 0 or the logic value 1 when the output voltage V_{outi} has the high value or the low value, respectively), which is loaded into the input/output buffer (not shown in the figure).

[0024] The sense structure 200 comprises a biasing stage 230, which is supplied between the ground voltage and a bootstrap voltage V_{boot} generated within the electronic device (for example, by a charge pump, not shown in the figure) so as to have an absolute value higher than the supply voltage V_{dd} (for example, 4-7 V). The biasing stage 230 has an output terminal OUT_b that provides a biasing voltage V_b at a constant value (for example, 3-4 V). The output terminal OUT_b is coupled with the biasing terminals Tb_i of all the sense amplifiers 205_i (so as to provide the biasing voltage V_b to the gate terminals of the corresponding transistors 220m_i, 220r_i). A common (regulating) capacitor 235 is coupled between the output terminal OUT_b and the ground terminal for regulating the biasing voltage V_b by filtering a noise caused by the measuring currents I_{m_i} (typically increasing with their value).

[0025] In the solution according to an embodiment of the present disclosure, a local (regulating) capacitor 240_i is provided for each sense amplifier 205_i; the local capacitor 240_i is coupled between the biasing terminal Tb_i and the ground terminal. Moreover, a switch 245_i is coupled between the biasing terminal Tb_i and the output terminal OUT_b (so as to be interposed between the sense amplifier 205_i and the biasing stage 230). As described in detail in the following, in a rest condition the switch 245_i is closed so that the local capacitor 240_i is coupled with the common capacitor 235 in order to be refreshed by the latter; on the contrary, in an operative condition the switch 245_i is open so that the local capacitor 240_i is decoupled from the common capacitor 235.

[0026] In this way, in the operating condition the biasing voltage V_b is supplied to each sense amplifier 205_i from the corresponding local capacitor 240_i; therefore, this local capacitor 240_i may have very limited values of its capacitance (for example, 0.1-0.2 pF), since it only has to filter the noise induced by the corresponding measuring current I_{m_i}. At the same time, the common capacitor 235 is insulated from the sense amplifiers 205_i; therefore, the common capacitor 235 is not affected by the noise caused by the sense amplifiers 205_i and then it may have very limited capacitance compared to the structures known in the art (for example, 5-10 pF). Overall, the total

capacitance (of the common capacitor 235 and all the local capacitors 240_i) is reduced. This involves a corresponding saving of area (for example, in a chip of semiconductor material on which the non-volatile memory device is integrated).

[0027] With reference now to FIG. 3, a simplified circuit diagram is shown of a sense amplifier according to an embodiment of the present disclosure (denoted as a whole and in its components with the corresponding references without any index).

[0028] Particularly, the output stage 225 comprises a (measuring conversion) MOS transistor 305m of P-type and a (reference conversion) MOS transistor 305r of P-type. The transistor 305m and the transistor 305r have a drain terminal (which defines the measuring node Nm and the reference node Nr, respectively) coupled with the drain terminal of the transistor 220m and of the transistor 220r, respectively; moreover, the transistor 305m and the transistor 305r have a source terminal coupled with a power supply line which receives the supply voltage V_{dd}, and a gate terminal in common. The output stage 225 further comprises a (first internal measuring) MOS transistor 310m of P-type, a (first internal reference) MOS transistor 310r of P-type, a (second internal measuring) MOS transistor 315m of N-type and a (second internal reference) MOS transistor 315r of N-type. The transistor 310m and the transistor 310r have a source terminal coupled with the drain terminal of the transistor 305m and of the transistor 305r, respectively, and a drain terminal coupled with a drain terminal of the transistor 315m and of the transistor 315r, respectively; moreover, the transistor 310m and the transistor 310r have a gate terminal in common that receives a (first internal) biasing voltage V_{bp}, which is provided by the biasing stage (not shown in the figure). The drain terminals of the transistors 310m, 315m are coupled with the gate terminal of the transistor 305m, while the drain terminals of the transistors 310r, 315r define the output node OUT (which provides the output voltage V_{out}). In turn, the transistor 315m and the transistor 315r have a source terminal coupled with the ground terminal, and a gate terminal in common which receives a (second internal) biasing voltage V_{bn}, which it is supplied by the biasing stage as well. In this way, the transistors 220m, 305m and the transistors 220r, 305r are connected in series between them in cascode configuration (with the transistors 220m, 220r at common source and the transistors 305m, 305r at common gate); moreover, the transistors 220m, 305m, 310m, 315m, and the transistors 220r, 305r, 310r, 315r form a measuring branch and a reference branch, respectively, which are coupled together in current mirror configuration.

[0029] The sense amplifier 205 further comprises an (equalization) MOS transistor 320 of N-type. The transistor 320 has a source terminal coupled with the measuring terminal IN_m (which receives the measuring current I_m), and a drain terminal coupled with the reference terminal IN_r (which receives the reference current I_r); more-

over, the transistor 320 has a gate terminal that receives a control signal SWe (provided by the control unit, not shown in the figure). In this case, a resistor 325 is coupled in series with the local capacitor 240 (between the biasing terminal Tb and the ground terminal). Furthermore, the switch between the biasing terminal Tb and the biasing stage (for receiving the biasing voltage Vb) is implemented by another (switching) MOS transistor of N-type, indicated with the same reference 245. The transistor 245 has a source terminal that receives the biasing voltage Vb and a drain terminal coupled with the biasing terminal Tb; moreover, the transistor 245 has a gate terminal that receives a control signal SWb (provided by the control unit as well).

[0030] With reference now to FIG.4A-FIG.4C, different operative conditions of such sense amplifier 205 according to an embodiment of the present disclosure are illustrated.

[0031] Starting from FIG.4A, in a rest condition the measuring terminal INm and the reference terminal INr are insulated from the memory cells and from the reference cell (not shown in the figure), and they are thus floating; at the same time, the control signal SWe, the biasing voltage Vbp and the biasing voltage Vbn are maintained at a low value (for example, 0V). In this condition, all the transistors 220m, 220r, 305m, 305r, 310m, 310r, 315m, 315r and 320 are off. The control signal SWb has a rather high value (for example, 1V), so that the transistor 245 is turned on to define a short-circuit. Therefore, the capacitor 240 is loaded to the local biasing voltage Vb by the common capacitor (not shown in the figure).

[0032] Passing to FIG.4B, during a reading operation the measuring terminal INm is coupled with the selected bit line BL and the reference terminal INr is coupled with the reference cell 215. The reading operation begins with a pre-charging phase of the measuring terminal INm and of the reference terminal INr. For this purpose, the biasing voltage Vbp and the biasing voltage Vbn are maintained at a low value, so that the transistors 310m, 310r, 315r and 315m are still off. The control signal SWb is now brought to the low value, so that the transistor 245 as well is turned off to define an open circuit. At the same time, the control signal SWe is brought to the high value, so that the transistor 320 is turned on to define a short-circuit.

[0033] In this condition, the measuring node INm and the reference node INr are brought towards the reading voltage across the transistors 220m,305m and across the transistors 220r,305r, respectively (in cascode configuration), with the reading voltage that is defined by the biasing voltage Vb supplied to the gate terminals of the transistors 220m,220r by the local capacitor 240. Such pre-charging has negligible length for the reference terminal INr, since an equivalent capacitance of the (single) reference cell 215 is very low. The pre-charging of the measuring terminal INm instead has higher length, because of the relatively high stray capacitance (represent-

ed by the capacitor 210) of the memory cells connected to the selected bit line BL.

[0034] However, in the solution according to an embodiment of the present disclosure, the transistors 220r, 305r are now used as well (through the transistor 320) to pre-charge the measuring terminal INm; moreover, the noise caused on the capacitor 240 as well contributes to pre-charge the measuring terminal INm (with a corresponding over-voltage that is controlled by the resistor 325).

[0035] Consequently, the time required to pre-charge the measuring terminal INm is substantially reduced (for example, down to 2-6 ns). At the same time, the local capacitor 240 is insulated from the common capacitor (not shown in the figure), so that the noise caused on the local capacitor 240 does not affect the common capacitor.

[0036] Passing to FIG.4C, the reading operation continues with an actual sensing phase of the logic value stored in the selected memory cell (according to a comparison between the measuring current Im and the reference current Ir). For this purpose, the biasing voltage Vbp and the biasing voltage Vbn are brought to a value (for example, 0.2-0.5 V) such as to turn on the transistors 310m,315m and the transistors 310r,315r, respectively, so that they conduct an internal current Io of predefined value (for example, on the order of the reference current Ir). The control signal SWe and the control signal SWb are now brought both to a low value, so that both the transistor 320 and the transistor 245 are turned off to define corresponding open circuits.

[0037] In this condition, the measuring current Im flows through the transistor 220m. The measuring current Im and the internal current I sum up at the drain terminal of the transistor 305m into a (sum) current Im+Ir, which flows through it. This current Im+Ir is mirrored on the transistor 305r. The reference current Ir is subtracted from the (mirrored) current Im+Ir at the source terminal of the transistor 310r. Therefore, a (difference) current equal to Im+Io-Ir flows through the transistors 310r and 315r. The transistor 315r (biased to conduct the internal current Io) is then forced to conduct a current in excess or in defect of a value Im+Io-Ir-Io=Im-Ir. Therefore, when the measuring current Im is higher than the reference current Ir, the voltage across the transistor 315r decreases due to the current Im-Ir in excess (and therefore the output voltage Vout takes the low value); on the contrary, when the measuring current Im is lower than the reference current Ir, the voltage across the transistor 315r increases due to the current Im-Ir in defect (and therefore the output voltage Vout takes the high value).

[0038] The structure described above (with the additional branches 310m,315m and 310m,315r) substantially increases (for example, it doubles) the current capacity of the sense amplifier 205. This allows reducing the length of the sense operation significantly (for example, down to 10-15 ns), and therefore the power consumption of the entire non-volatile memory device. This advantage

is particularly evident in case the non-volatile memory device is embedded in a portable system being supplied by battery (for example, in smart-phones or tablets).

[0039] Naturally, in order to satisfy local and specific requirements, a person skilled in the art may apply many logical and/or physical modifications and alterations to the present disclosure. More specifically, although this disclosure has been described with a certain degree of particularity with reference to one or more embodiments thereof, it should be understood that various omissions, substitutions and changes in the form and details as well as other embodiments are possible. Particularly, different embodiments of the present disclosure may even be practiced without the specific details (such as the numerical values) set forth in the preceding description to provide a more thorough understanding thereof; conversely, well-known features may have been omitted or simplified in order not to obscure the description with unnecessary particulars. Moreover, it is expressly intended that specific elements and/or method steps described in connection with any embodiment of the present disclosure may be incorporated in any other embodiment as a matter of general design choice. In any case, ordinal or other qualifiers are merely used as labels to distinguish elements with the same name but do not by themselves connote any priority, precedence or order. Moreover, the terms include, comprise, have, contain and involve (and any forms thereof) should be intended with an open, non-exhaustive meaning (*i.e.*, not limited to the recited items), the terms based on, dependent on, according to, function of (and any forms thereof) should be intended as a non-exclusive relationship (*i.e.*, with possible further variables involved), the term a/an should be intended as one or more items (unless expressly indicated otherwise), and the term means for (or any means-plus-function formulation) should be intended as any entity or structure suitable for carrying out the relevant function.

[0040] For example, an embodiment provides a sense structure comprising a plurality of sense amplifiers. Each sense amplifier comprises at least one measuring terminal and a reference terminal for receiving a measuring current and a reference current, respectively. Each sense amplifier comprises output means for providing an output voltage according to a comparison between the measuring current and the reference current. Each sense amplifier comprises voltage regulating means in cascode configuration for regulating a voltage at the measuring terminal and at the reference terminal. The regulating means comprising a measuring regulating transistor and a reference regulating transistor, which have a first conduction terminal coupled with the measuring terminal and with the reference terminal, respectively, a second conduction terminal coupled with the output means and a control terminal coupled with a biasing terminal. The sense structure further comprises biasing means for providing a biasing voltage to the biasing terminal of all the sense amplifiers. The sense structure comprises common regulating means for regulating the biasing voltage

for all the sense amplifiers. Each sense amplifier further comprises local regulating means for regulating the biasing voltage applied to the biasing terminal. The sense structure further comprises switching means, which may be selectively controlled for coupling the local regulating means of each sense amplifier with the common regulating means to refresh the local regulating means in a rest condition, and for decoupling the local regulating means of each sense amplifier from the common regulating means in an operative condition.

[0041] However, the sense structure may comprise any number (two or more) of sense amplifiers of any type (see below). Each sense amplifier may receive a measuring current (or more) and a reference current of any value and it may provide an output voltage of any value (for example, high or low when the measuring current is higher than the reference current and *vice-versa*). The voltage regulating means may be implemented in any way (for example, with additional or different types of transistors such as NMOS, PMOS, BJT NPN or BJT PNP, and therefore with different conduction terminals, such as source/drain or emitter/collector and different control terminals, such as gate/base). The biasing means may be implemented in any way and it may provide a biasing voltage of any value (even not generated internally). The local and common regulating means may be implemented in any way (see below). The switching means may be implemented in any way (for example, by MOS or BJT transistors), and it may be controlled in any way (for example, to refresh the local regulating means only during part of the rest condition, such as periodically).

[0042] In an embodiment, the common regulating means comprises a common capacitor coupled between an output terminal of the biasing means suitable to provide the biasing voltage and a ground terminal for receiving a ground voltage. In each sense amplifier, the local regulating means comprises a local capacitor coupled between the biasing terminal and the ground terminal.

[0043] However, the common capacitor and the local capacitors may have any capacitance. In any case, the common regulating means and the local regulating means may be implemented in any way (for example, with more capacitors in parallel).

[0044] In an embodiment, the switching means comprises a switch for each sense amplifier; the switch is coupled between the output terminal of the biasing means and the biasing terminal.

[0045] However, the switch may be implemented in any way (for example, with one or more MOS or BJT transistors). In any case, a different implementation of the switching means is not excluded (for example, with a single switch for all the sense amplifiers).

[0046] In an embodiment, each sense amplifier comprises means for providing an internal current, means for summing the measuring current and the internal current to define a sum current, means for mirroring the sum current, means for subtracting the reference current from the mirrored sum current to define a difference current,

and means for providing the output voltage according to a comparison between the difference current and the internal current.

[0047] However, the above-mentioned means may be implemented in any way (see below). In any case, the sense amplifier may have any structure (for example, with a simple unbalanced current mirror).

[0048] In an embodiment, the output stage has a measuring node and a reference node coupled with the second conduction terminal of the measuring regulating transistor and of the reference regulating transistor, respectively. The output stage comprises a first internal measuring transistor and a first internal reference transistor, which have a first conduction terminal coupled with the measuring node and with the reference node, respectively, and a control terminal coupled with a first internal biasing terminal for receiving a first internal biasing voltage adapted to bias the first internal measuring transistor and the first internal reference transistor to conduct the internal current. The output stage comprises a second internal measuring transistor and a second internal reference transistor, which have a first conduction terminal coupled with a ground terminal, a second conduction terminal coupled with a second conduction terminal of the first internal measuring transistor and of the first internal reference transistor, respectively, and a control terminal coupled with a second internal biasing terminal for receiving a second internal biasing voltage adapted to bias the second internal measuring transistor and the second internal reference transistor to conduct the internal current. The output stage comprises a measuring conversion transistor and a reference conversion transistor, which have a first conduction terminal coupled with a power supply terminal for receiving a supply voltage, a second conduction terminal coupled with the measuring node and with the reference node, respectively, and a control terminal coupled with the second conduction terminal of the first internal measuring transistor.

[0049] However, the output stage may be implemented in any way (for example, with BJT or MOS transistors, either of different type or all of the same type).

[0050] A further embodiment provides a non-volatile memory device. The non-volatile memory device comprises a plurality of memory cells and the above-mentioned sense structure (for receiving the measuring currents from a plurality of selected memory cells and for providing the output voltages representing a logic value stored in the corresponding selected memory cells).

[0051] However, the non-volatile memory device may be of any type (for example, flash, EEPROM). The memory cells may be of any type (for example, PCM) and in any number; the memory cells may have any organization (for example, one or more matrices with NOR or NAND architecture). The memory cells may be read at the level of any word, and their logic values may be represented in any way (for example, even with more than one bit per each multi-level memory cell). In any case, the sense structure may also be used in memory devices

of another type (for example, DRAM), or more generally in any other application (for example, sensors).

[0052] A further embodiment provides a system comprising at least one non-volatile memory device mentioned above.

[0053] However, the system may comprise any number of non-volatile memory devices. Furthermore, the system may be of any type (for example, a smart card) and made in any form (for example, on multiple distinct chips). In any case, the non-volatile memory device may also be made and put on the market as a stand-alone product.

[0054] Generally, the above-described structure may be part of the design of an integrated circuit. The design may also be created in a hardware description language; moreover, if the designer does not manufacture chips or masks, the design may be transmitted by physical means to others. In any case, the resulting integrated circuit may be distributed by its supplier in raw wafer form, as a bare die, or in packages.

[0055] Similar considerations apply if the sense structure, the non-volatile memory device and the system each has a different structure or comprises equivalent components (for example, of different materials), or it has other operative characteristics. In any case, every component thereof may be separated into more elements, or two or more components may be combined together into a single element; moreover, each component may be replicated to support the execution of the corresponding operations in parallel. Moreover, unless specified otherwise, any interaction between different components generally does not need to be continuous, and it may be either direct or indirect through one or more intermediaries.

[0056] A further embodiment provides a sensing method comprising the following steps. At least one measuring current and a reference current are received at a measuring terminal and at a reference terminal, respectively, of each one of a plurality of sense amplifiers of a sense structure. A biasing voltage is regulated for all the sense amplifiers by common regulating means. The biasing voltage is provided to the biasing terminal of all the sense amplifiers. A voltage at the measuring terminal and at the reference terminal of each sense amplifier is regulated by voltage regulating means in cascode configuration, which comprises a measuring regulating transistor and a reference regulating transistor having a first conduction terminal coupled with the measuring terminal and with the reference terminal, respectively, a second conduction terminal coupled with output means of the sense amplifier and a control terminal coupled with a biasing terminal. An output voltage is provided according to a comparison between the measuring current and the reference current by output means of each sense amplifier. The biasing voltage is further regulated at the biasing terminal of each sense amplifier by local regulating means. Switching means are controlled selectively for coupling the local regulating means of each sense am-

plifier with the common regulating means to refresh the local regulating means in a rest condition and for decoupling the local regulating means of each sense amplifier from the common regulating means in an operative condition.

[0057] Generally, similar considerations apply if the same solution is implemented with an equivalent method (by using similar steps with the same functions of more steps or portions thereof, removing some steps being non-essential, or adding further optional steps); moreover, the steps may be performed in a different order, concurrently or in an interleaved way (at least in part).

Claims

1. A sense structure (200) comprising a plurality of sense amplifiers (205), each sense amplifier comprising at least one measuring terminal (INm) and a reference terminal (INr) for receiving a measuring current (Im) and a reference current (Ir), respectively, output means (225) for providing an output voltage (Vout) according to a comparison between the measuring current and the reference current, and voltage regulating means in cascode configuration (220m, 220r) for regulating a voltage at the measuring terminal and at the reference terminal, the regulating means comprising a measuring regulating transistor (220m) and a reference regulating transistor (220r) having a first conduction terminal coupled with the measuring terminal and with the reference terminal, respectively, a second conduction terminal coupled with the output means and a control terminal coupled with a biasing terminal (Tb), the sense structure further comprising biasing means (230) for providing a biasing voltage (Vb) to the biasing terminal of all the sense amplifiers, and common regulating means (235) for regulating the biasing voltage for all the sense amplifiers, wherein each sense amplifier further comprises local regulating means (240) for regulating the biasing voltage applied to the biasing terminal,

characterized in that the sense structure further comprises switching means (245) selectively controllable for coupling the local regulating means of each sense amplifier with the common regulating means to refresh the local regulating means in a rest condition and for decoupling the local regulating means of each sense amplifier from the common regulating means in an operative condition; wherein the switching means comprise a switch (245) for each sense amplifier (205), the switch being coupled between an output terminal (OUTb) of the biasing means (230) suitable to provide the biasing voltage (Vb) and the biasing terminal.

2. The sense structure (200) according to claim 1, wherein the common regulating means (235) com-

prises a common capacitor (235) coupled between the output terminal (OUTb) of the biasing means (230) suitable to provide the biasing voltage (Vb) and a ground terminal for receiving a ground voltage, and wherein in each sense amplifier (205) the local regulating means (240) comprises a local capacitor (240) coupled between the biasing terminal (Tb) and the ground terminal.

3. The sense structure (200) according to claim 1 or 2, wherein each sense amplifier (205) comprises further switching means (320) for selectively coupling the reference terminal (INr) with the measuring terminal (INm) during a pre-charging phase of the measuring terminal.

4. The sense structure (200) according to any claim from 1 to 3, wherein each sense amplifier (205) comprises means (310m, 315m) for providing an internal current (Io), means (205m, 305m, 310m) for summing the measuring current (Im) and the internal current to define a sum current, means (305m, 305r) for mirroring the sum current, means (305r, 220r, 310r) for subtracting the reference current (Ir) from the mirrored sum current to define a difference current, and means (310r, 315r) for providing the output voltage (Vout) according to a comparison between the difference current and the internal current.

5. The sense structure (200) according to claim 4, wherein the output means (225) has a measuring node (Nm) and a reference node (Nr) coupled with the second conduction terminal of the measuring regulating transistor (220m) and of the reference regulating transistor (220r), respectively, and comprises a first internal measuring transistor (310m) and a first internal reference transistor (310r) having a first conduction terminal coupled with the measuring node and with the reference node, respectively, and a control terminal coupled with a first internal biasing terminal for receiving a first internal biasing voltage (Vbp) adapted to bias the first internal measuring transistor and the first internal reference transistor to conduct the internal current, comprises a second internal measuring transistor (315m) and a second internal reference transistor (315r) having a first conduction terminal coupled with a ground terminal, a second conduction terminal coupled with a second conduction terminal of the first internal measuring transistor and of the first internal reference transistor, respectively, and a control terminal coupled with a second internal biasing terminal for receiving a second internal biasing voltage (Vbn) adapted to bias the second internal measuring transistor and the second internal reference transistor to conduct the internal current, comprises a measuring conversion transistor (305m) and a reference conversion transistor (305r)

having a first conduction terminal coupled with a power supply terminal for receiving a supply voltage, a second conduction terminal coupled with the measuring node and with the reference node, respectively, and a control terminal coupled with the second conduction terminal of the first internal measuring transistor. 5

6. A non-volatile memory device (100) comprising a plurality of memory cells (110) and the sense structure (200) according to any claim from 1 to 5 for receiving the measuring currents (I_{m_i}) from a plurality of selected memory cells and for providing the output voltages (V_{out_i}) representing a logic value stored in the corresponding selected memory cells. 10 15

7. A system comprising at least one non-volatile memory device (100) according to claim 6.

8. A sensing method comprising: 20

receiving at least one measuring current (I_m) and a reference current (I_r) at a measuring terminal (IN_m) and at a reference terminal (IN_r), respectively, of each one of a plurality of sense amplifiers (205_i) of a sense structure (200), 25 regulating a biasing voltage (V_b) for all the sense amplifiers by common regulating means (235), providing the biasing voltage (V_b) to the biasing terminal of all the sense amplifiers, 30 regulating a voltage at the measuring terminal and at the reference terminal of each sense amplifier by voltage regulating means in cascode configuration (220m, 220r) comprising a measuring regulating transistor (220m) and a reference regulating transistor (220r) having a first conduction terminal coupled with the measuring terminal and with the reference terminal, respectively, a second conduction terminal coupled with output means (225) of the sense amplifier 35 and a control terminal coupled with a biasing terminal (T_b), 40 providing an output voltage (V_{out}) according to a comparison between the measuring current and the reference current by output means of each sense amplifier, 45 further regulating the biasing voltage at the biasing terminal of each sense amplifier by local regulating means (240), 50

characterized by

selectively controlling switching means (245) for coupling the local regulating means of each sense amplifier with the common regulating means to refresh the local regulating means in a rest condition and for decoupling the local regulating means of each sense amplifier from the common regulating means in an operative condition; wherein the switching means comprises 55

a switch (245) for each sense amplifier (205), the switch being coupled between an output terminal (OUT_b) of the biasing means (230) suitable to provide the biasing voltage (V_b) and the biasing terminal.




FIG.1




FIG.2




FIG.3




FIG.4A




FIG. 4B




FIG.4C



EUROPEAN SEARCH REPORT

Application Number
EP 15 16 7701

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
A	US 2011/090745 A1 (LA ROSA FRANCESCO [FR]) 21 April 2011 (2011-04-21) * paragraph [0037]; figure 4A * * paragraph [0047] - paragraph [0064]; figure 6 * -----	1-8	INV. G11C7/12 G11C16/24 G11C16/28
			TECHNICAL FIELDS SEARCHED (IPC)
			G11C
The present search report has been drawn up for all claims			
Place of search The Hague		Date of completion of the search 14 October 2015	Examiner Colling, Pierre
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	

EPO FORM 1503 03.02 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 15 16 7701

5

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

14-10-2015

10

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 2011090745	A1	21-04-2011	EP	2315213 A1	27-04-2011
			FR	2951575 A1	22-04-2011
			US	2011090745 A1	21-04-2011
			US	2013064021 A1	14-03-2013

15

20

25

30

35

40

45

50

55

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- US 2011090745 A1 [0007]