(43) Application published 10 Jun 1987

- (21) Application No 8624154
- (22) Date of filing 8 Oct 1986
- (30) Priority data

(31) 803801

(32) 2 Dec 1985

(33) US

(71) Applicant Keptel Inc.

(Incorporated in USA-New Jersey)

1800 Brielle Avenue, Ocean Industrial Park, Ocean, New Jersey 07712, United States of America

- (72) Inventor **Daniel Lynch**
- (74) Agent and/or Address for Service **Boult Wade & Tennant,** 27 Furnival Street, London EC4A 1PQ

- (51) INT CL4 H04B 3/46
- (52) Domestic classification (Edition I): H4K FL
- (56) Documents cited

(58) Field of search


G1U H4K


H4R

Selected US specifications from IPC sub-classes H04B H04M


(54) Transmission line signal sensing circuit and method


(57) A circuit and method for sensing a predetermined signal transmitted on a transmission line 2, such as a line signal on a telephone transmission line, and for generating a signal indicating the presence of the tone signal, comprises a tone detector circuit 10 including an amplifier bandpass filter, and comparator, a power supply (45) for generating power for the detector circuit from a voltage present on the transmission line 2 and logic circuitry 49 for gating pulses of power from the power supply (45) to the detector circuit on a periodic basis thereby to enable the detector circuit to check for the presence of the predetermined signal during the durations of the power pulses.







2/5









GB 2 183 966A

SPECIFICATION

Transmission line signal sensing circuit and method

5

The present invention relates to a transmission line signal sensing circuit and method, and particularly to telephone disconnect circuits and methods.

A problem with known telephone disconnect 10 circuits, in which a signal is transmitted on a telephone line to the disconnect circuit thereby to allow a subscriber set to be disconnected from the telephone line so that the operation 15 of the telephone line can be tested, arises from the fact that the circuits either must be powered from power sources located at the subscriber location, or power has to be supplied over the telephone lines. In the former 20 situation, a power supply must be provided and the subscriber must pay for the expense of supplying power. Further, the power supply adds bulk to the disconnect circuit. In the latter situation, the disconnect circuit and accom-25 panying detection circuitry for detecting the disconnect signal may load down the telephone lines and often cannot be designed so that sufficient power can be supplied from the ordinarily meager currents available over the 30 telephone lines.

According to this invention there is provided a transmission line signal sensing circuit for sensing a predetermined signal transmitted on a transmission line and for generating an out-35 put signal indicating the presence of the predetermined signal, comprising means for detecting the presence of the predetermined signal; power supply means for generating power for said detecting means from a voltage pre-40 sent on said transmission line; and logic circuit means for gating pulses of power from said power supply means to said detecting means on a periodic basis thereby to enable the detecting means to check for the presence of 45 the predetermined signal during the durations of said pulses.

The present invention provides a transmission line signal sensing circuit which is powered by power supplied over the transmission 50 lines, and which yet does not load down the transmission lines or impair operation of any subscriber set coupled to the transmission line.

The circuit of the present invention can be 55 powered by power supplied over telephone lines, and can be used in conjunction with a telephone disconnect circuit. Further, the circuit requires minimal power for operation.

Also according to this invention there is 60 provided a method of sensing a predetermined signal transmitted on a transmission line and for generating an output signal indicating the presence of the predetermined signal, comprising detecting the presence of the predeter-65 mined signal with detecting means; generating

power for said detecting means from a voltage present on said transmission line; and gating pulses of power to said detecting means on a periodic basis thereby to enable 70 the detecting means to check for the presence of the predetermined signal during the durations of said pulses.

This invention will now be described by way of example with reference to the draw-75 ings, in which:-

Figure 1 is a block diagram of a telephone system including a circuit according to the in-

Figure 2 is a more detailed block diagram of 80 part of the circuit of Fig. 1;

Figure 3 is a timing chart showing operation of the circuit of the invention; and

Figure 4 is an additional timing chart showing operation of the circuit of the invention.

85

With reference now to the drawings, Fig. 1 shows an overall block diagram of a telephone system including a circuit according to the present invention. Incoming telephone lines from a central office are indicated by reference numeral 2. The telephone lines 2 are fed to 90 signal sensing circuit 10, which detects the presence of a specified signal, e.g. a tone signal transmitted down the telephone line for disconnecting a telephone coupled to the telephone lines at 4. Signal sensing circuit 10 95 includes an output 12, upon which a disconnect/power up signal is generated when the disconnect signal transmitted over the telephone lines has been detected for a sufficient period of time. The disconnect/power up sig-100 nal is transmitted to disconnect circuitry 20, which operates a switching device 30, for example, a relay or a semiconductor device. Switching device 30 disconnects the customer. telephone set from the telephone lines, and 105 may connect thereto an output 25 of the disconnect circuit. The disconnect circuitry 20 includes a tone generator 35, the purpose of which is to transmit various tones on the telephone lines so that the bandwidth of the tele-110 phone lines, via a measure of the signal quality received at the central office, can be determined, in response to the detection of a disconnect signal on the telephone lines 2. The

output of signal detection circuitry 10 on line 12 is denoted a disconnect/power up signal, because it can also be used to power up portions of the disconnect circuitry 20, e.g., tone generator 35. In addition to the above, the system of Fig. 120

1 includes a power supply 45 which is powered by power supplied on the telephone lines 2. The regulated output of the power supply on line 47 is supplied to a power control circuit 49, the output 48 of which is controlled by a signal 15 from the signal detection circuitry 10. Controlled output power on line 48 is supplied to the signal detection circuitry 10 and uncontrolled power on line 47 is supplied 130 to portions of signal detection circuit 10

which must be powered at all times and optionally may be supplied to disconnect circuitry 20 via line 51. (Disconnect/power up signal 12 may be used to enable the supply of 5 power to circuit 20.) The purpose of power control circuit 49 is to supply power to circuit 10 on a periodic basis and to shut down the supply of power when a disconnect signal is not being received. In order to do this, signal 10 detection circuitry 10 periodically scans, when a pulse of power is supplied thereto, the input telephone lines 2 for the presence of the disconnect signal. Power for the logic circuitry in detection circuitry 10 which institutes the 15 scanning operation on a periodic basis is supplied via uncontrolled power line 47. This means that the power available on power line 47 is supplied to portions of the signal detection circuitry 10 at all times. In contrast, con-20 trolled power on line 48 is supplied to portions of the signal detection circuitry 10 only on a periodic basis. In a preferred embodiment pulses of power on line 48 are first supplied for 31.25 milliseconds at approxi-

25 mately half second intervals, resulting in a duty cycle of about 6%. In this manner, a

microamps can be obtained. The pulsed output power on line 48 is 30 pulsed for a short amount of time, in a preferred embodiment, 31.25 msecs, and a determination is made during that time as to whether a disconnect signal of the proper frequency (usually 2713 Hz) has been detected. 35 Because of the relatively short time period in which detection is made, a large detection bandwidth of approximately 200 Hz is obtained. Thus, a signal in the range of approximately 100 Hz below 2713 Hz and 100 Hz will result in the detection of a disconnect signal. This bandwidth, however, is not sufficiently accurate, and may be influenced by extraneous noise. Accordingly, if a disconnect

very low average idle current of less than 25

45 bandwidth, the circuit automatically changes to a long sampling rate mode, in which the detection circuitry detects whether the disconnect signal has been received within a .5 second time window. In order to improve accu-50 racy, the disconnect signal preferably should be detected within successive .5 second time windows. In a preferred embodiment, 7 time windows are employed, such that the disconnect signal must be detected for approxi-

signal is detected within the 200 Hz

55 mately 3.7 seconds before a signal on line 12 is issued to the disconnect circuitry 20 for disconnecting the customer owned telephone and switching the output of tone generator 35 onto the telephone lines.

60 Fig. 2 shows details of the signal detection circuitry 10, power supply 45 and power control circuit 49. Signal detection circuitry 10 comprises inputs 100 coupled to telephone lines 2. Inputs 100 from telephone lines 2 are 65 coupled to a differential amplifier 102, the

outpt of which is coupled to a 2713 Hz bandpass filter 104. Bandpass filter 104 is preferably a two-pole filter having a Q factor of 30. Bandpass filter 104 may be a digital filter of the switched capacitance type, employing two 180° out of phase clock signals from an oscillator/clock generator 106. Such digital filters are known to those skilled in the art. The output of filter 104 is supplied to a comparator 108, which compares the output of filter 104 with a reference value on line 110. The

output of comparator 108 is fed to a synchronizing circuit 112, which preferably comprises a D flip-flop supplied with a clock signal which may be an inverted form of one of the clock signals from clock generator 106. The output of D flip-flop 112 is supplied to a presettable counter circuit 114, having two outputs, an output 114c to denote that a valid

frequency has been detected by the bandpass filter and an output 114d which indicates that no valid frequency has been detected. Counter 114 has two presetable count ranges 1 and 2 controlled by lines 114a and 114b.

90 The valid frequency output 114c of presettable counter 114 is supplied to the set input of a set/reset flip-flop 116. The valid frequency output 114d of presettable counter 114 is supplied to one input of an OR gate 95 118, the output of which is supplied to the reset input of flip-flop 116. The invalid frequency output 114d of presettable counter 114 is also supplied to a 3.7 second counter 120, an output of which indicates that a valid 100 frequency has been detected for the 3.7 second duration discussed above. Counter 120 is enabled by an output of flip-flop 116 via line 121. The valid frequency output 114c of

counter 120 is supplied to an activation logic

circuit 122, the purpose of which is to pro-

vide the ability to operate the circuit in two modes. The output of logic circuitry 122 is disconnect/power up signal line 12, which output is supplied to the disconnect circuitry 110 20 for disconnecting the telephone from the telephone line and optionally for powering up the disconnect circuitry. Logic circuitry 122 provides two modes of operation. In a first

mode of operation, the disconnect signal 12 is 115 issued after the 2713 Hz tone signal has been detected for the minimum 3.7 second time interval. In a second mode of operation, logic circuitry 122 issues disconnect signal 12 only after the tone disconnect signal has been de-

120 tected for 3.7 seconds and the tone signal has been removed from the input. This will be explained in greater detail below. The mode of operation is determined by the logic level on input 124. The output of logic circuitry 122,

125 which comprises disconnect/power up signal 12, may also be fed to two single shots 126 and 128. These signal shots can be used to supply pulses which are generated respectively, at the leading edge of the disconnect

130 signal on line 12 and at the trailing edge of

the disconnect signal on line 12. These signals can be used if, e.g. a latching relay 30 is used in conjunction with the disconnect circuitry.

cuitry. Oscillator/clock generator 106 utilizes a 5 crystal reference source 130, preferably having a frequency of 32.768 kilohertz. The output of oscillator/clock generator 106 is fed into a divider 132 having two outputs, a pulse 10 train 132a having narrow pulses, preferably of a duration of 31.25 msecs, spaced at 531.25 msecs and a second pulse train 132b having pulses of .5 second duration spaced at 531.35 msecs. The second pulse train may 15 be an inverted form of the first pulse train. The two outputs of divider 132 are fed to respective AND gates 134 and 136. AND gate 134 receives the Q output of flip-flop 116 at its other input and AND gate 136 20 receives the Q output of flip-flop 116 as its other input. The outputs of AND gates 134 and 136 are coupled to an OR gate 138, the output of which is the power control signal 15 (EN) which is coupled to the power control 25 circuitry 49. In the embodiment shown in Fig. 2, the power control circuitry comprises a plurality of control gates 49a, 49b and 49c. Each gate 49a, 49b and 49c is enabled by the power control signal 15, and when enabled, 30 allows the regulated voltage from the power supply on line 47 to be supplied to portions of the circuitry of the signal detection circuitry

10. Preferably, the only portions of the circuit 10 to which power should be controlled, are
35 the linear circuit elements, i.e., the differential amplifier 102, the bandpass filter 104 and the level comparator 108, as these components draw relatively higher currents. The other elements of the circuit, which comprise digital

40 logic elements, can be supplied with constant power from line 47, as these digital logic elements may comprise CMOS type integrated circuits, which require very little power. Alternatively, the entire circuit shown in Fig. 10

45 can be built on a custom integrated circuit, with the digital logic elements preferably comprising CMOS technology.

A power up reset (PUR) circuit 140, which can comprise a typical RC time delay stage, is 50 also provided. A power up reset signal is provided to this stage upon initial power up of the device. The output of the power up reset stage 140 is coupled to one input of OR gate 142. The other input of OR gate 142 is coup-

55 led to the power control signal 15. The output of OR gate 142 is supplied to the counter reset input (CNTR RESET) of presettable counter 114. Thus, on initial power up the presettable counter 114 is initially reset to a zero count. The power control signal 15, as will be

60 count. The power control signal 15, as will be explained below, also enables the presettable counter 114 to be reset for each successive time window in which counting takes place.

In addition to the above, a resistor divider 65 stage comprising resistors 150 and 151 is

coupled to a capacitor 152 for providing a floating internal AC ground for the linear circuit elements 102, 104 and 108.

The operation of the circuit of Fig. 2 will
now be explained. Differential amplifier 102,
bandpass filter 104 and comparator 108 can
detect the present of the 2713 Hz tone signal
on the telephone lines only during the time
when power is gated to these circuits via
75 power gates 49a, 49b, and 49c. As explained

power is gated to these circuits via power gates 49a, 49b and 49c. As explained above, clock/generator 106 and divider 132 produce a 31.25 msec pulse spaced every 531.25 msecs. This pulse is gated through AND gate 134 when the Ω output is high, and

80 then gated through OR gate 138. Thus, when control line 15 is high, power gates 49a, 49b and 49c are enabled, allowing power to be supplied to differential amplifier 102, bandpass filter 104 and comparator 108. Accordingly,

as shown in Fig. 3, if the 2713 Hz tone signal is detected during the 31.25 msec sampling time, and it is of sufficient magnitude so that it exceeds the comparison reference signal on line 110, an output will be generated by com-

90 parator 108. The output of comparator 108 is supplied to flip-flop 112, thereby synchronizing the signal with the system clock. This output is supplied to presettable counter 114, which has two preset ranges determined by

95 the signals on lines 114a and 114b. In a first range, presettable counter 114 issues an output signal on line 114c only if a certain number of counts determining an approximately 200 Hz bandwidth are obtained. Thus, for a
100 2713 Hz input signal, which has a period of 368.6 microseconds, the optimum number of

counts is approximately 84 within a 31.25 msec time interval. Preset range 1, as determined by line 114a, comprises a range of approximately 81 to 87 counts, which corresponds approximately to a range of 2592 Hz to 2784 Hz, which approximates the 200 Hz bandwidth obtainable when a 31.25 msec

sampling width is used.

110 Assuming a 2713 Hz signal has been received and the correct number of counts (81 to 87 counts) have been determined by presettable counter circuit 114, the output 114c of counter 114 goes to a high logic level,

115 thereby setting flip-flop 116. By setting flip-flop 116, the Q output goes high and the Q goes low. Accordingly, this allows the .5 second pulses from divider circuit 132 to be supplied through AND gate 136 and OR gate

120 138. The short sampling pulses (31.25 msecs) are gated off by AND gate 134. Thus, a pulse train having .5 second pulses appears on power control line 15, and the differential amplifier 102, bandpass filter 104 and com-

parator 108 are now enabled for .5 second time intervals. At the same time, the power control signal 15 having .5 second pulse widths is gated by OR gate 142 to the counter reset line 143. Negative going 31.25 milli-

130 second pulses thus are provided to the coun-

ter reset input (CNTR RESET) to reset the counter prior to each .5 second time interval, as the counter reset line is a negative logic line

As shown in Fig. 3, once the 2713 Hz signal is detected for a 31.25 msec time interval, the circuit goes into the long sampling state as determined by the output of flip-flop 116. If the 2713 Hz disconnect signal is not detected for the entire .5 second interval, then an invalid frequency signal will appear on line

an invalid frequency signal will appear on line 114d of counter 114, thereby resetting flip-flop 116 via OR gate 118 and setting the circuit back into the short 31.25 msec sampl-15 ing state. When flip-flop 116 is set after the

15 ing state. When flip-flop 116 is set after the 2713 Hz signal is detected for a 31.25 msec time interval, however, the Ω output goes high, thereby selecting preset range 2 of counter 114. Preset range 2 of counter 114

20 defines a range of approximately 20 Hz, corresponding to counts of 1351 to 1361 counts. If, during a first .5 second time interval, the 2713 Hz signal, as defined by a count within the prescribed range is not obtained, as

25 shown in Fig. 3 at 300, where the 2713 Hz signal disappears during a .5 second count, the circuit goes back into the short sampling state as shown by the beginning of another 31.25 msec pulse at 310. If the 2713 Hz

30 signal is detected again in this 31.25 msec interval, the circuit again goes into the longer .5 second pulse sampling state. If, during this .5 second time interval, the 2713 Hz signal is continuously detected, as determined by a

35 count of counter 114 in preset range 2(1351 to 1361 counts), a valid frequency signal on line 114c is generated, placing flip-flop 116 into in its set state. As long as the 2713 Hz signal is detected as determined by a count

40 within preset range 2, flip-flop 116 will be maintained in its set state, allowing an additional .5 second pulse to be gated through AND gate 136 and OR gate 138, thereby allowing bandpass filter 104 to sample the in-

45 put signal for an additional .5 second time window. At the same time, the negative going portion of the pulse train on line 15 resets counter 114 for the next count. If a predetermined count within the preset range 2 is again

mined count within the preset range 2 is again 50 obtained, then a valid frequency output signal is generated on line 114c, maintaining flip-flop 116 in the set state and the circuit in the long sampling state. This is repeated preferably for seven consecutive .5 second time windows,

55 as long as the 2713 Hz signal is continuously detected. If it is not, the circuit goes back into the power saving short sampling state. Thus, the 2713 Hz signal must be detected for 7 consecutive .5 second time intervals.

60 During this time, a counter 120 enabled by the output of flip-flop 116 and clocked by the system clock continues to count and if the 3.7 second time interval is reached, a signal is generated at its output 120a, which is sup-

65 plied to activation circuitry 122. Counter 120

is enabled by the Q output of flip-flop 116, such that it is only enabled during the long sampling state. The output of activation circuitry 122 is supplied as disconnect/power up signal 12 to the disconnect circuitry 20 of Fig. 1.

70

Alternatively, the outputs of singleshots 126 and 128, as shown in Fig. 4, can be provided to the disconnect circuitry 20 if a latching relay is used as relay 30. The output of single shot 126 can be provided to disconnect the telephone subscriber telephone, and the output of single shot 128 can be provided to the latching relay to reconnect the subscriber telephone. This is shown in Fig. 4, where the output of single shot 126 is generated on the leading edge of the disconnect/power up signal 12 while the output of single shot 128 is generated at the trailing edge of the disconnect/power up signal. The trailing edge of the disconnect/power up signal may be generated upon the provision of a system reset pulse 30 as shown in Fig. 4 on the system reset line 130. The system reset signal can be gener-90 ated automatically by a suitable timer circuit or it can be generated by the transmission on the telephone line and detection of another tone signal of a different frequency.

As shown in Fig. 4, activation circuit 122 95 allows a second mode of operation in which the tone signal must be detected for the 3.7 sec time interval (7 time windows) and also must be removed before the disconnect/power up signal on line 12 is generated.

100 Accordingly, the circuit described allows for a minimal current draw from the connected telephone lines during the short sampling state, thereby allowing the circuit to be used in applications where current draw must be at 105 a minimal so that operation of telephone equipment is not affected. The circuit allows for extremely small currents to be drawn from the telephone lines during the short sampling state when the 2713 Hz disconnect signal is 110 not detected, as the portions of the circuitry which draw most current are on for approximately only 6% of the time. As soon as a disconnect signal is detected, then the circuit goes into a long sampling pulse state wherein accurate determination of the input signal fre-115 quency is made for successive time periods, and a correlation is made such that a disconnect/power up signal is generated only if the input tone signal has been detected accurately 120 for successive time intervals.

CLAIMS

A transmission line signal sensing circuit for sensing a predetermined signal transmitted
 on a transmission line and for generating an output signal indicating the presence of the predetermined signal, comprising means for detecting the presence of the predetermined signal; power supply means for generating
 power for said detecting means from a vol-

tage present on said transmission line; and logic circuit means for gating pulses of power from said power supply means to said detecting means on a periodic basis thereby to enable the detecting means to check for the presence of the predetermined signal during the durations of said pulses.

 A circuit as claimed in Claim 1, wherein said predetermined signal is a tone signal, and
 said detecting means checks for the presence of the tone signal within a defined bandwidth.

A circuit as claimed in Claim 2, wherein said logic circuit means comprises means for supplying first pulses of power to said detecting means, and said first pulses of power having a predetermined duration, whereby said detecting means is turned on for the duration of each first pulse, thereby allowing the detecting means to detect whether said tone
 signal is present on the transmission line.

A circuit as claimed in Claim 3, wherein said logic circuit means comprises means for supplying second pulses of power to said detecting means, said second pulses of power having a second predetermined duration greater than said first predetermined duration, said second pulses being supplied to said detecting means only if said detecting means has detected the presence of said tone signal during said first pulses.

5. A circuit as claimed in Claim 4, wherein said logic circuit means comprises means for generating said output signal indicating the presence of said tone signal only after said tone signal has been detected during successive ones of said second pulses.

A circuit as claimed in Claim 5, wherein said logic circuit means comprises counter means for counting a number of pulses of
 said tone signal within said first and second pulses, and for generating a signal if the number of pulses counted falls within respective preset ranges.

7. A circuit as claimed in Claim 6, wherein 45 said counter means comprises presettable counter means having two preset ranges, a first of said ranges corresponding to a count of pulses during said first pulses and a second of said ranges corresponding to a count of pulses during said second pulses.

A circuit as claimed in Claim 7, comprising second counter means for counting to a predetermined count if said tone signal is detected during the durations of successive ones
 of said second pulses.

 A circuit as claimed in any one of Claims 4 to 8, wherein said logic circuit means comprises oscillator means for providing two pulses trains, one having pulses of
 said first duration and the other having pulses of said second duration.

10. A circuit as claimed in any preceding claim, wherein said detecting means comprises amplifier means coupled to said65 transmission line, bandpass filter means coup-

led to said amplifier means, and comparator means for comparing an output of said filter means with a preset threshold level.

11. A circuit as claimed in Claim 10,70 wherein said filter means comprises a switched capacitance bandpass filter.

12. A circuit as claimed in Claim 10 or Claim 11, as dependent upon Claim 7, comprising synchronizing means coupled to an output of said comparator means, an output of said synchronizing means being coupled to a counting input of said presettable counter means.

13. A circuit as claimed in Claim 8, or any some of Claims 9 to 12 as dependent upon Claim 8, comprising logic means coupled to an output of said second counter means, said logic means comprising means for generating said output signal indicating the presence of said tone signal and having two selectable modes of operation.

14. A circuit as claimed in Claim 13, wherein said first mode of operation generates said output signal after said tone signal has
90 been detected for the durations of a predetermined number of successive ones of said second pulses and said second mode of operation generates said output signal only after said tone signal has been detected for the
95 durations of a predetermined number of successive ones of said second pulses and said tone signal has terminated.

15. A circuit as claimed in Claim 7, or any one of Claims 8 to 14 as dependent upon
100 Claim 7, wherein logic circuit means comprises selectable logic gate means having said two pulse trains as inputs, said gate means being selected by an output of flip-flop means having an input coupled to an output of said
105 presettable counter means.

16. A circuit as claimed in Claim 2, or any one of Claims 3 to 15 as dependent upon Claim 2, wherein said output signal indicating the presence of said tone signal is supplied to means for disconnecting a subscriber device coupled to said transmission line.

17. A circuit as claimed in Claim 16, wherein said subscriber device comprises a telephone.

115 18. A circuit as claimed in Claim 16 or Claim 17, wherein said means for disconnecting comprises tone generator means, said tone generator means being coupled to said transmission line when said subscriber device 120 is disconnected.

19. A method of sensing a predetermined signal transmitted on a transmission line and for generating an output signal indicating the presence of the predetermined signal, comprising detecting the presence of the predetermined signal with detecting means; generating power for said detecting means from a voltage present on said transmission line; and gating pulses of power to said detecting
130 means on a periodic basis thereby to enable

the detecting means to check for the presence of the predetermined signal during the durations of said pulses.

- A method as claimed in Claim 19,
 wherein said predetermined signal is a tone signal and said step of detecting checks for the presence of the tone signal within a defined bandwidth.
- 21. A method as claimed in Claim 20,
 10 wherein said step of gating comprises supplying first pulses of power to said detecting means, said first pulses of power having a first predetermined duration, whereby said detecting means is turned on during the duration
 15 of each first pulse, thereby allowing the detecting means to detect whether said tone signal is present on the transmission line.
- A method as claimed in Claim 21, wherein said step of gating comprises supplying second pulses of power to said detecting means, said second pulses of power having a second predetermined duration greater than said first predetermined duration, said second pulses being supplied to said detecting means only if said detecting means has detected the presence of said tone signal during said first pulses.
- 23. A method as claimed in Claim 22, wherein said step of generating an output sig-30 nal comprises generating said output signal indicating the presence of said tone signal only after said tone signal has been detected during the durations of successive ones of said second pulses.
- 35 24. A method as claimed in Claim 23, wherein said step of gating comprises counting a number of pulses of said tone signal within said first and second durations, and generating a signal if the number of pulses 40 counted falls within respective preset ranges.
- 25. A method as claimed in Claim 24, wherein said step of counting comprises counting with a counter having two preset ranges, a first of said ranges corresponding to a count of pulses during said first duration and a second of said ranges corresponding to a count of pulses during said second duration.
- 26. A method as claimed in Claim 25, comprising the step of counting to a predeter-50 mined count if said tone signal is detected during the durations of successive ones of said second pulses.
- 27. A method as claimed in any one of Claims 20 to 26, wherein said step of detecting comprises amplifying said tone signal, filtering said tone signal and comparing said amplified, filtered tone signal with a preset threshold level.
- 28. A method as claimed in Claim 27, 60 comprising the step of selectably generating said output signal indicating the presence of said tone signal from among two selectable modes of operation.
- 29. A method as claimed in Claim 28 as 65 dependent upon Claim 22, wherein said first

- mode of operation comprises generating said output signal after said tone signal has been detected for the durations of a predetermined number of successive ones of said second 70 pulses and said second mode of operation comprises generating said output signal only after said tone signal has been detected for the durations of a predetermined number of successive ones of said second pulses and 75 said tone signal has terminated.
- 30. A method as claimed in Claim 20, comprising the step of supplying said output signal indicating the presence of said tone signal to means for disconnecting a subscriber device coupled to said transmission line.
 - 31. A method as claimed in Claim 30, wherein said step of supplying comprises supplying said output signal to means for disconnecting a telephone from a telephone line.
- 85 32. A method as claimed in Claim 30, comprising the step of generating a further tone signal and coupling said further tone signal to said transmission line when said subscriber device is disconnected for testing purposes.
 - 33. A transmission line signal sensing circuit substantially as hereinbefore described with reference to the drawings.
 - 34. A method of sensing a signal
 transmitted on a transmission line, substantially as hereinbefore described with reference to the drawings.

Printed for Her Majesty's Stationery Office by Burgess & Son (Abingdon) Ltd, Dd 8991685, 1987. Published at The Patent Office, 25 Southampton Buildings, London, WC2A 1AY, from which copies may be obtained.