




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 3 : G06F 3/04, 13/00, 9/46		A1	(11) International Publication Number: WO 82/01777 (43) International Publication Date: 27 May 1982 (27.05.82)
(21) International Application Number:	PCT/US81/01455	(81) Designated States:	CH (European patent), DE (European patent), FR (European patent), GB (European patent), JP, NL (European patent), SE (European patent).
(22) International Filing Date:	29 October 1981 (29.10.81)	Published	<i>With international search report.</i>
(31) Priority Application Number:	205,164		
(32) Priority Date:	10 November 1980 (10.11.80)		
(33) Priority Country:	US		
(71) Applicant:	WANG LABORATORIES, INC. [US/US]; One Industrial Avenue, Lowell, MA 01851 (US).		
(72) Inventor:	CHEUNG, Kin, L. ; 277 Gibson Street, Lowell, MA 01851 (US).		
(74) Agent:	KIRKPATRICK, Martin; Fish & Richardson, Suite 2100, 28, State Street, Boston, MA 02109 (US).		

(54) Title: DATA TRANSMITTING LINK

(57) Abstract

A communication network (10) has a memory unit (20) accessible to all ports (16-0, 16-1, 16-2, 16-3) of the link with a plurality of local sections (62) each associated with one of the ports. Interconnections include a dual memory bus (28) with a common bus subsystem (36) providing access to a common memory section and a local bus subsystem (30) providing access to the local memory sections, the subsystems constructed to permit concurrent independent use. Memory access priority circuitry (68) designates for each memory operating cycle a port for current service and makes memory access available to other elements when not required by the designated port.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	KP	Democratic People's Republic of Korea
AU	Australia	LI	Liechtenstein
BR	Brazil	LU	Luxembourg
CF	Central African Republic	MC	Monaco
CG	Congo	MG	Madagascar
CH	Switzerland	MW	Malawi
CM	Cameroon	NL	Netherlands
DE	Germany, Federal Republic of	NO	Norway
DK	Denmark	RO	Romania
FI	Finland	SE	Sweden
FR	France	SN	Senegal
GA	Gabon	SU	Soviet Union
GB	United Kingdom	TD	Chad
HU	Hungary	TG	Togo
JP	Japan	US	United States of America

- 1 -

Data Transmitting Link
Background of the Invention

This invention relates to information processing and more particularly to forwarding data from one station of a data processing network to another.

5 Summary of the Invention

The invention features, in a communication link, a memory unit including a common section accessible to all ports of the link and a plurality of local sections each associated with one of the ports and accessible to its associated port, and no other port; interconnections including a dual memory bus with a common bus subsystem providing access to the common memory section and a local bus subsystem providing access to the plurality of local memory sections, the common and local subsystems being constructed to enable concurrent independent use; ports including decoding circuitry which receives signals from its associated station and in response thereto emits signals distinctively indicating the need for access to common or local memory, which emitted signals are transmitted to said memory priority circuitry; memory priority circuitry supplying timed signals which designate for each memory operating cycle the one of the ports which may have access to the memory, access being made available to the several ports in cyclic order, and further designating for each memory cycle one of the ports for current service and responding to request signals from elements of the link



- 2 -

indicating needs for memory access, and if the currently designated port requests memory access, enabling the currently designated port to use the common bus subsystem or the local memory bus subsystem in accordance with the signaled needs of the currently designated port, while concurrently enabling other elements of the link to use the bus subsystems not requested by the currently designated port.

The invention may additionally feature processing access requests for a succeeding memory operation while a current memory operation is in progress and a memory operation rate such that the time interval expressed by $(n + 1) T + L$ is less than the minimum time required to transmit one byte of data to one of said ports, n being the number of ports, T being the memory operating cycle period, and L being the overlap period during which memory requests are being processed for a succeeding memory operation while a current operation is in progress.

Brief Description of the Drawing

Fig. 1 shows in block diagram form a data processing network in which a communication link according to the invention is used.

Fig. 2 shows in block diagram form the communication link of Fig. 1.

Fig. 3 shows in block diagram form the processor which is a part of the link of Fig. 2.

Fig. 4 shows in block diagram form the memory unit which is a part of the link of Fig. 2.

Fig. 5 shows in block diagram form one of the



- 3 -

data ports of the link of Fig. 2.

Figs. 6-1, 6-2, and 6-3 are in the aggregate
the schematic wiring diagram of the processor of
Fig. 3.

5 Figs. 7-1, 7-2, are in the aggregate the
schematic wiring diagram of the memory unit of
Fig. 4.

10 Figs. 8-1, 8-2, 8-3 are in the aggregate the
schematic wiring diagram of the data port of Fig.
10 5.

In each of multipart Figures 6, 7, and 8, in
order to avoid a clutter of lines a number of
connecting leads are not shown in full but are
terminated with an arrowhead and a notation
15 identifying the lead and the location on the
drawing where it goes, the location being given by
a first number, a letter, and a second number all
in parenthesis. The first number indicates the
drawing part, the letter and the second number
20 indicates, by reference to the edge marking, the
place on the sheet. At the designated place will
be found a lead starting with an arrowtail and a
notation identifying the lead and an indication in
parenthesis of the origin of the lead. The
25 arrowhead and arrowtail thus coupled are to be
considered as connected.

Description of the Embodiment

As shown in Fig. 1, data processing network 10
includes a communication link 12, according to the
30 invention, linking four work stations 14-0, 14-1,
14-2, and 14-3, the work stations being connected
to data ports 16-0, 16-1, 16-2, 16-3 respectively



- 4 -

which are part of link 12.

Link 12, as shown in Fig. 2, includes data ports 16-0, 16-1, 16-2, 16-3, processor 18, memory unit 20, and power supply 22, with switch 24.

5 Interconnections 26 connect together the ports, processor, memory unit, and power supply, and include a dual memory bus system 28 with a local memory bus subsystem 30 having a local address bus 32 and a local data bus 34, and a common memory bus subsystem 36 having a common address bus 38 and a common data bus 40. Interconnections 26 also include diagnostic bus 42 and other control leads.

10 Referring now to Fig. 3, 6-1, 6-2, and 6-3, processor unit 18, includes a Z80 CPU L56 and a Z80 CTC L55, a local memory address buffer L54 connected to the local memory address bus 32, a local memory data-in buffer L84, and a local memory data-out buffer L85, both connected to local memory data bus 34, a common memory address buffer L51 and L52 connected to the common memory address bus 38 and a common data in buffer L89 and common data out buffer L90 both connected to the common data bus 40. The processor unit 18 15 additionally includes a start up memory 44 of elements L11 through L15 and L25 through L28, wherein there are 7K of programmable read only memory and 1K of random access memory. The processor also includes memory request/control 20 circuitry 46 connecting through leads ZMRQ, ZMWT, ZCM, ZENC, ZENL, ZBS0, ZBS1 to memory unit 20. The processor unit includes circuitry 48 of 25 30



- 5 -

conventional design dealing with diagnostic operations for detecting errors and other control functions which are shown in detail in Figs. 6-1, 6-2, 6-3 but are not directly related to the 5 subject invention and need not be discussed further.

Referring now to Figs. 5, 8-1, 8-2, 8-3 data port 16-1 is shown as representative of the four identical ports 16-0, 16-1, 16-2, 16-3. The data 10 port includes coax driver and receiver circuitry 50, which is connected by dual coax transmission lines 52-1 to an associated remote station, and decoding circuitry 53 which includes IC components L40, L41, L42, and L25. The data port also 15 includes diagnostic and control circuitry 54 and memory request-control circuitry 56 connecting through leads SMRQ1, SMWT1, SCM1, SENG1, SENLL1, and SMAK1 to memory unit 20. The data port additionally includes status buffer L64, local 20 memory address buffer L58 connecting with local address bus 32, local memory data-in buffer L62 and local memory data-out buffer L80, both connecting with local data bus 34, common memory address buffer L59, L78 connecting with common 25 address bus 38, and common memory data-in buffer L63 and common memory data-out buffer L81 both connecting with common memory data bus 40.

Referring now to Figs. 4, 7-1, 7-2, memory unit 20 includes a common section 58 with a memory controller 60, and refresh circuitry 66, local 30 memory sections 62 with local memory controller 64, memory priority circuitry 68 and timing



- 6 -

circuitry 70. Common memory 58 has a 9 bit by 64K capacity and its 16 address bits connect to common address bus 38, and its 8 data bits and one parity bit to common data bus 40. Local memory 62 has a 9 bit by 1K capacity and its data bits connect to local memory bus 54. Of the 10 addressing bits of the local memory 62 eight (LA0 - LA7) connect to local address bus 32. The remaining 2 addressing bits are connected through leads B20 and BS1 to memory priority circuitry 68. Local memory 62 is thus effectively divided into 4 sections with data entering from local data bus 34 entered into a memory section in accordance with the signals on leads BS0 and BS1 from memory priority circuitry 68. Timing circuitry 70 includes a crystal oscillator operating with a period 58 ns from which are derived various timing signals for synchronizing the system. Among these are signals emitted on lead CNT0 with period 936 ns and on lead CNT1 with period 1872 ns which are used to control the time sharing of the four ports. Memory priority circuitry 68 connects through control leads 72-0, 72-1, 72-2, 72-3, to ports 16-0, 16-1, 16-2, 16-3, and to processor 18, through leads 72-Z, ZBS0 and ZBS1. It also connects with the local and common memories, the refresh circuitry and the timing circuitry.

All chips used in the link are standard commercially available items described in published documents well known in the field. Their standard commercial designations are indicated on each in the detailed drawings.



- 7 -

In operation, each port of the link transfers serial data to or from its corresponding station at a rate of 4.27 megabits per second over the double coaxial cable 52-1 (using port 16-1 as exemplary). The transmission character consists of 11 bits: a start bit (one) eight data bits (transmitted most significant bit first), an odd parity bit, and a stop bit (zero). When the transmission cable is idle the port is in its receive state and the signal state is zero. The protocol between the link and the stations calls for the station to initiate all transmissions. When such a signal is transmitted to the port it is stripped of its start and stop bits, parallelized and parity checked. The protocol admits of six commands:

- 1) write one byte to memory (code 1010 0011). The first following transmission character will contain the 8-bit high order address of the memory site, the second following character will contain the 8-bit lower address, and the third following character will contain the 8-bit data byte.
- 2) write 256 bytes to memory (code 1010 0101). The next transmission characters will contain the high order address, the lower order address for the first byte and then the data bytes successively to be written to memory.
- 3) read one byte from memory (code 1010 0010). The first following transmission character will contain the high order address and the second following character the low order address of the byte to be read.



- 8 -

4) read 256 bytes from memory (code 1010 0100). The first following transmission character will contain the high order address and the second following will contain the low order address of
5 the first of the 256 bytes to be read.

5) reset (code 1010 1000)

6) report hardware status (code 1011 0000)
Commands 5 and 6 will be discussed in connection with start up and diagnostics.

10 The parallelized byte is entered into decoding buffer L41, into memory-out buffers L80, L81 and address buffers L58, L59, L62. Decode circuitry decodes the command, counts successive bytes as required to interpret whether a byte is a high
15 order address, a low order address, a data byte, or a command and decodes the address to distinguish whether the address is in local or common memory. (The lowest 256 addresses are assigned to local memory). The decode circuitry outputs on leads SMRQ1, SMWT1, and SCM1 signals indicating respectively whether memory is needed or not, whether read or write is required, and whether common or local memory is required.
20

25 Concurrently with the transmission flowing between each of the ports and its associated station, the CPU is engaged in activities for management of the link and its data space under control of the program in a portion of the common memory and these activities generate requirements
30 to have access to the common and to each of the local memory sections. Memory request control circuitry 46 in the CPU unit indicates its needs



- 9 -

for memory access by signals on lead ZMRQ, ZMWT,
ZCM in a manner directly analogous to similar
signals from the ports as described above. In
addition the memory request circuitry generates
5 signals on leads ZBS0 and ZBS1 which indicate
which of the four sections of local memory are
needed.

The signals indicating memory access needs
from all ports and from the CPU pass to the memory
10 priority circuitry 68 in the memory unit. The
priority circuitry also receives signals from the
timing circuitry 70 on lead FR indicating a need
to refresh the dynamic common memory and signals
on CNT0 and CTN1 which designate the particular
15 one of the ports to have its turn to be served.
The logic of the priority circuits designate the
access to the memory buses for the next memory
cycle in response to input signals according to
the following priorities:

20 1. To the port designated by CNT0 and CNT1
for either the local or common memory buses in
accordance with its request.

25 2. To the refresh circuitry for the common
memory buses if these are not used at higher
priority.

30 3. To the CPU if the bus it requests is not
assigned by higher priority.

The memory priority circuitry emits signals on
leads SENC-1, SENL-1, and SMAK-1 to port 16-1 and
analogous ones to other ports and the CPU unit to
effect the switching to the buses in accordance
with the priority decision as described above. In



- 10 -

addition the priority circuitry generates signals which designate the particular section of the local memory to be addressed by generating address bits emitted on leads BS0 and BS1. When a
5 particular port is given access to the local memory, these two bits are derived from the signals on CNT0 and CNT1 which indicate the port on turn. When the CPU is given access to the local memory the two address bits are derived from
10 the signals emitted by the CPU on leads ZBS0 and ZBS1.

A single operation of the memory includes a period of 117 ns for resolving the bus priorities followed by a period of 468 ns for actual memory
15 access. To speed up memory operation the successive operations are overlapped, with priority resolution for a succeeding cycle going forward while memory entry is in progress, so that the memory cyclic period is 468 ns. In the event
20 a particular port had signaled its need for memory just after the memory requests had been sampled there would be a wait of 4 cycles or 1872 ns as the priority circuitry serviced the other ports and returned to the request of the particular
25 port. Then there would be the intervals of 117 ns and 468 ns while its memory operation was processed--a total of 2457 ns. This may be compared with the maximum rate of data flow. With a transmission rate of 4.27 Mbits/sec and 11 bits
30 per character, the period from one byte to the next is 2576 ns, showing that no data can be lost. The maximum rate at which a port needs



- 11 -

memory access is however, 389 MHz or 1.566 MHz for
the aggregate of the 4 ports. The memory access
requirements for the refresh logic is 0.064 MHz so
that even with maximum port activity 0.52 MHz of
5 memory access is available for the CPU, and in
practice more than this because of the dual memory
system.

The start up of the link is not directly
related to the invention and needs only cursory
10 description. It is effected by turning on switch
24 of power supply 22. The application of the
power supplies to the equipment set gates in
initial states and starts the CPU on a program at
address 0000 in start-up memory 44. The program
15 may go through various system test of if desired
but in any case selects a station as a master
station for implementation and sets a flag in the
status register L64 of corresponding port
indicating that the link is ready to be
20 programmed. The master station has been
periodically requesting a status report from the
link and now for the first time receives a report
that the link is ready for programming. The
master station then enters the operating program
25 into the common memory using the procedure as
described above for entering data. After the
program is entered the master station transmits
the reset command and this transfers the CPU to
the program just entered in the common memory.
30 The system then begins its normal operations.

What is claimed is:



- 12 -

Claims

1. A communication link for receiving data from one station of a data processing network having a plurality of stations and forwarding such data to another station of the data processing network, said link including a plurality of data ports each constructed to receive data from and dispatch data to an associated station when connected thereto, a processor for effecting manipulations of data in accordance with a program, a memory unit for storing data, memory priority circuitry which receives signals indicating the needs of link components for access to the memory and in response thereto emits signals determining, in accordance with a priority scheme, the access to the memory, and interconnections connecting said port, processor, and memory together, wherein
said memory unit includes a common section accessible to all of said ports and a plurality of local sections each associated with one of said plurality of ports and accessible to its associated port, and no other port,
said interconnections include a dual memory bus with a common bus subsystem providing access to the common memory section and a local bus subsystem providing access to the plurality of said local memory sections, said common and local subsystems being constructed to enable concurrent independent use,
each of said ports includes decoding circuitry which receives signals from its associated station



- 13 -

and in response thereto emits signals
distinctively indicating the need for access to
common or local memory, which emitted signals are
transmitted to said memory priority circuitry,

5 said memory priority circuitry supplies timed
signals which designate for each memory operating
cycle the one of said ports which may have access
to the memory, access being made available to the
several ports in cyclic order,

10 said memory priority circuitry for each memory
cycle designates one of said ports for current
service and responds to request signals from
elements of the link indicating needs for memory
access, and if the currently designated port
15 requests memory access, enables said currently
designated port to use the common bus subsystem or
the local memory bus subsystem in accordance with
the signaled needs of said currently designated
port, said memory priority circuitry concurrently
20 enabling other elements of the link to use the bus
subsystems not requested by the currently
designated port.

2. Apparatus as claimed in claim 1 wherein
the memory priority circuitry processes memory
25 access requests for a succeeding memory operation
while a current memory operation is in progress.



- 14 -

3. Apparatus as claimed in claim 2 wherein
the memory operation rate is such that the time
interval expressed by $(n + 1) T + L$ is less than
the minimum time required to transmit one byte of
5 data to one of said ports, n being the number of
ports, T being the memory operating cycle period,
and L being the overlap period during which memory
requests are being processed for a succeeding
memory operation while a current memory operation
10 is in progress.

4. Apparatus as claimed in claim 1, including
memory refresh circuitry, wherein said memory
priority circuitry gives memory access to said
refresh circuitry at a priority level below said
15 designated port but ahead of other link elements
each of said ports includes decoding circuitry
which receives signals from its associated station
and in response thereto emits signals
distinctively indicating the need for access to
20 common or localy memory, which emitted signals are
transmitted to said memory priority circuitry.



1 / 13

FIG 1






FIG 2



3 / 13

FIG 3



SUBSTITUTE SHEET



4 / 13

FIG 4





FIG 5



SUBSTITUTE SHEET



6/13a




FIG 6-1A

SUGGESTIVE SHEET



6/13b




FIG 6-1B

SUBSTITUTE SHEET






FIG 6-1C

SUBSTITUTE SHEET






FIG 6-2A

SUBSTITUTE SHEET






FIG 6-2B
SUBSTITUTE SHEET






FIG 6-2C

SUBSTITUTE SHEET






FIG 6-3A

SUBSTITUTE SHEET






FIG 6-3B

SUBSTITUTE SHEET






FIG 6-3C

SUBSTITUTE SHEET







FIG 7-1A



9/13b

7 1 1
DO NOT SCALE

7 1 1 5 4

FIG 7-1B

SUBSTITUTE SHEET






FIG 7-1C

SUBSTITUTE SHEET



10/13a





FIG 7-2A



10/13b

5



8

7

5

FIG 7-2B

SUBSTITUTE SHEET



10/13c

4 3 2 1




FIG 7-2C

SUBSTITUTE SHEET



11/13a





FIG 8-1A

SUBSTITUTE SHEET





NOTE

I. "X" FOLLOWING SIGNAL DENOTES
MULTI-USAGE POSITION.

+5VR > $\frac{R/8}{1K}$ TFB

-5VR > $\frac{R/9}{1K}$ TDD

FIG 8-1B
SUBSTITUTE SHEET






FIG 8-1C

SUBSTITUTE SHEET






FIG 8-2A


SUBSTITUTE SHEET



7

12/13b

DO NOT SCALE



7

1

1

5

FIG 8-2B

SUBSTITUTE SHEET






FIG 8-2C

SUBSTITUTE SHEET






FIG 8-3A

SUBSTITUTE SHEET



13/13b

7

5

4




FIG 8-3B

SUBSTITUTE SHEET



13/13c




FIG 8-3C

STRUCTURE SHEET



INTERNATIONAL SEARCH REPORT

International Application No

PCT/US81/01455

I. CLASSIFICATION OF SUBJECT MATTER (If several classification symbols apply, indicate all) ³

According to International Patent Classification (IPC) or to both National Classification and IPC

INT. CL. ³ G06F 3/04, 13/00, 9/46

U.S. CL. 364/200

II. FIELDS SEARCHED

Minimum Documentation Searched ⁴

Classification System	Classification Symbols
U.S.	364/200,900

Documentation Searched other than Minimum Documentation
to the Extent that such Documents are Included in the Fields Searched ⁵

III. DOCUMENTS CONSIDERED TO BE RELEVANT ¹⁴

Category ⁶	Citation of Document, ¹⁵ with indication, where appropriate, of the relevant passages ¹⁷	Relevant to Claim No. ¹⁸
A	US, A, 3,833,888, Published 03 September 1974, Stafford et al.	
A	US, A, 4,032,899, Published 28 June 1977, Jenny et al.	
X	US, A, 4,164,787, Published 14 August 1979, Aranguren.	1-4
X	US, A, 4,071,887, Published 31 January 1978, Daly et al.	1-4
X	US, A, 3,530,438, Published 22 September 1970, Mellen et al.	1-4
X	US, A, 4,124,891, Published 07 November 1978, Weller III et al.	1-4
A	US, A, 4,155,117, Published 15 May 1979, Mitchell, Jr.	

* Special categories of cited documents:¹⁶

"A" document defining the general state of the art

"E" earlier document but published on or after the international filing date

"L" document cited for special reason other than those referred to in the other categories

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but on or after the priority date claimed

"T" later document published on or after the international filing date or priority date and not in conflict with the application, but cited to understand the principle or theory underlying the invention

"X" document of particular relevance

IV. CERTIFICATION

Date of the Actual Completion of the International Search ¹

16 December 1981

Date of Mailing of this International Search Report ²

12 JAN 1982

International Searching Authority ¹

ISA/US

Signature of Authorized Officer ¹⁰