

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
31 May 2001 (31.05.2001)

PCT

(10) International Publication Number
WO 01/39266 A1

(51) International Patent Classification⁷: **H01L 21/44**,
21/46, 21/48, 21/50, 21/78, 21/301

(21) International Application Number: PCT/US00/32176

(22) International Filing Date:
22 November 2000 (22.11.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/167,456 24 November 1999 (24.11.1999) US

(71) Applicant: **INTERNATIONAL RECTIFIER CORPORATION** [US/US]; 233 Kansas Street, El Segundo, CA 90245 (US).

(72) Inventor: **PAVIER, Mark**; 3 Artillery Road, Guildford, Surrey GU14NN (GB).

(74) Agents: **WEINER, Samuel, H.** et al.; Ostrolenk, Faber, Gerb & Soffen, LLP, 1180 Avenue of the Americas, New York, NY 10036 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

- With international search report.
- Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: POWER SEMICONDUCTOR DIE ATTACH PROCESS USING CONDUCTIVE ADHESIVE FILM



(57) Abstract: A large area adhesive film (20) is attached to a semiconductor wafer (21) containing a large number of identical structures. The film (20) and wafer (21) are then simultaneously singulated and the individual die with film thereon are then placed atop a lead frame and the film is completely cured to adhere the semiconductor die to the lead frame. Plural die can be mounted side-by-side on a common substrate (11), or one die can be mounted atop a second die which is on the substrate (11).

WO 01/39266 A1

POWER SEMICONDUCTOR DIE ATTACH PROCESS USING CONDUCTIVE ADHESIVE FILM

BACKGROUND OF THE INVENTION

5 This invention relates to semiconductor devices and more specifically relates to a novel process for the attachment of power semiconductor die to a thermally and/or electrically conductive support.

Power semiconductor die such as diodes, MOSFETs, IGBTs and the like are normally attached to conductive lead frames or other substrates by electrically conducting materials such as epoxies, thermoplastics, solders and the like or by electrically insulative materials if electrical isolation is desired. This process is carried out sequentially for individual die, after die singulation from a wafer and is time consuming.

BRIEF DESCRIPTION OF THE INVENTION

15 In accordance with the invention adhesive films which may be electrically conductive or insulative are used as the die attach material for power semiconductors. Further, such adhesive films are attached to power semiconductor wafers before the die singulation stage.

Adhesive films are now used to bond low power integrated circuits to lead frames. In accordance with the invention, electrically conductive or 20 insulative adhesive films are used to bond power semiconductors to substrates/lead frames.

Adhesive films in the prior art are pre-cut and placed onto a substrate before the placement of die on the film. The resultant substrate/film/die assembly is then partially heat treated to promote adhesion between die/lead 25 frame. In accordance with the invention, the adhesive film is placed onto the power semiconductor wafer before the die singulation stage. The wafer/adhesive film stack is then sawn using conventional singulation methods, producing die

with the adhesive film pre-attached. The sawn die/film stack is then placed onto a substrate/lead frame before re-activating the adhesive via heat treatment to promote bonding and complete the curing.

There are a number of benefits provided by the invention. Thus,
5 conventional power semiconductor die attach involves use of epoxy or solder type adhesives in paste or liquid form. These materials often overspill from the edge of the die onto the substrate/lead frame during die bonding. This overspill limits the size of die that can be placed on the lead frame/substrate. By using an adhesive film, such overspill is eliminated. Larger die can then be placed in a
10 package of a given size. Bond line thickness is also set by the adhesive film thickness and will be constant. Voids in the bond will also be absent.

Pre-bonding electrically conductive or (electrically isolating) adhesive film onto the power semiconductor wafer before die singulation also removes the requirement of an extra pick and place stage during assembly. Manufacturing
15 equipment costs and cycle times are therefore reduced.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 and 2 are top and side views respectively of a prior art die attach.

Figure 3 and 4 are top and side views respectively of a power
20 semiconductor die attached to a substrate by a conductive adhesive film.

Figure 5 is a perspective diagram of a large area adhesive film and a semiconductor device wafer before singulation.

Figure 6 is a perspective diagram of Figure 5 after adhesion.

Figure 7 shows one die/film stack singulated from the assembly of
25 Figure 6 before attachment to a substrate.

Figure 8 shows the assembly of Figure 8 after heat cure and bonding.

Figure 9 shows the process of the invention as applied to a die-on-die assembly.

Figure 10 shows the process of the invention as applied to a side-by-side assembly of die on a common substrate.
30

DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION

Figures 1 and 2 show a prior art power semiconductor die 10 and a conductive substrate 11 to which it is attached by a solder or epoxy attach material 12. Note that material 12 conventionally overfills, thereby limiting the maximum size of the die on a substrate of given area.

Figure 3 and 4 show the die 10 of Figures 1 and 2 where a thin, flexible adhesive film 13 is used to bond the die 10 and substrate 11. Film 13 is electrically conductive or may be insulative, and is heat curable. The use of such film is seen in Figures 3 and 4 to eliminate overfill, thus enabling a larger area die 10 on the substrate 11 of same area as that of Figures 1 and 2.

The novel process of the invention is shown in Figures 5 to 8. Figure 5 shows a semiconductor device wafer 21 which contains a large number of identical power semiconductor die which are simultaneously processed in a conventional manner. Thus, the wafer can contain hundreds of identical vertical conduction power MOSFET die which have P/N junctions in their top surface, conventionally covered by a conductive source electrode and a bottom conductive drain electrode. The die of the wafer are singulated by sawing the wafer with conventional sawing apparatus. The individual die are then to be mounted on a lead frame or other substrate by soldering or epoxy bonding the drain electrode of the die to the substrate.

In accordance with the invention, an adhesive film 20 is cut to the size of the wafer, which can have a typical diameter of about 6 inches.

Film 20 is preferably a polyimide film such as that known as a "KAPTON" film which is frequently used in PC boards, "flex" circuits, for electrical winding insulation and the like. The Kapton polyimide is an excellent insulator. The wafer 21 and film 20 are then laid atop one another and are preheated to promote adhesion, but to not fully cure the film 20.

Thereafter, and as schematically shown in Figure 6 the film 20 and wafer 21 are simultaneously sawn at cut lines 22 into separate die. A conventional frame or support keeps the separated film/die stacks in place and the stacks are then placed into a conventional pick and place device so that the

singulated devices can be picked up and carried to a location to be mounted on respective heated lead frames or substrates in an automated manner.

Thus, as shown in Figure 7 the die/film stack 21/20 can be picked up and placed atop a respective substrate 11 with a conventional pick and place apparatus. Pressure is preferably applied to press the stack 21/20 onto the surface of the pre-heated substrate 11.

Thereafter, the die/film stack 21/20 and substrate 11 are heated to about 260°C to fully heat cure film 21 to form a bond to the substrate 11.

The structure of figures 7 and 8 can also be carried out to form die-on-die packages (Figure 9) or side-by-side die packages (Figure 10). Thus, in Figure 9, two identical die 30 and 31 having adhesive layers 20 and semiconductor die 21 may be mounted with die 31 atop die 30. Die 30 and 31 may be diverse devices, for example, a MOSFET and a Schottky diode respectively and may be of different sizes or areas. Alternatively, die 31 can be an integrated circuit.

Further, layers 20 in Figure 9 can be a suitable electrically conductive adhesive film to allow back-to-back connection of die 30 and 31.

As shown in Figure 10, the die 30 and 31 may contain a MOSFET and an IC respectively (die 21).

Other film which can be used for film 20 includes thermoplastic adhesive paste such as Alpha Metals 383G (RHS) and UH2W-E polyimide film (LHS).

Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.

I CLAIM:

1. The process of connecting semiconductor die to a substrate:
said process comprising the steps of adhering a thin, flexible,
heat curable film which is at least partially cured and is of a first area, to a thin
semiconductor wafer of a second area and which contains a plurality of laterally
5 displaced, identical semiconductor die of respective third areas which are each
substantially less than the area of said first area;
thereafter simultaneously singulating both said heat curable
film and said plurality of identical die to form individual elements each being of
the area of said die and a matching area of adhesive film adhered to one surface
10 of said die;
thereafter applying said singulated die to the top surface of said
substrate surface with the film on said die pressed against said top surface; and
thereafter fully curing said film to firmly adhere said die to said
substrate.
2. The process of Claim 1 wherein said substrate is a conductor
lead
frame.
3. The process of Claim 1 wherein said film is a polyimide.
4. The process of Claim 2 wherein said film is a polyimide.
5. The process of Claim 1 wherein said film on said die has the
same
area as that of said die after assembly onto said substrate.
6. The process of Claim 1 which includes the further step of
adhering a second semiconductor die with a second adhesive film thereon to said

substrate at a position laterally removed from the first die.


7. The process of Claim 1 which includes the further step of adhering a second die with a second adhesive film thereon to the top of said die secured to said substrate.

8. The process of Claim 1 wherein said first area is substantially identical to said second area.

9. The process of Claim 1 wherein said die and film are moved to said substrate by pick-and-place apparatus.

10. The process of Claim 1 wherein said adhesive film has a smaller area than said top surface of said die.

11. The process of Claim 7 wherein said adhesive film has a smaller area than said top surface of said die and wherein said second die and said second adhesive film both have the same area as said adhesive film.






FIGURE 9




FIGURE 10

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US00/32176

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H01L 21/44, 21/46, 21/48, 21/50, 21/78, 21/301

US CL : 438/110, 111, 113, 118, 123, 460

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 438/110, 111, 113, 118, 123, 460

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
EAST

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X -- Y	US 5,776,799 A (SONG et al.) 07 JULY 1998 (07.07.1998), col 3, lines 55+.	1-6 ----- 7-11
X -- Y	US 5,286,679 A (FARNWORTH et al.) 15 February 1994 (15.02.1994), col 4, lines 40-57.	1-6 ----- 7-11
Y	US 5,960,260 A (UMEHARA et al.) 28 September 1999 (28.09.1999), col 28, lines 1-46.	1-11
Y	US 5,411,921 A (NEGORO) 02 May 1995 (02.05.1995), col. 2, lines 44+.	1-11

☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be of particular relevance	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
E earlier document published on or after the international filing date	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	* & * document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means	
P document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

31 JANUARY 2001

Date of mailing of the international search report

20 MAR 2001

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

DAVID A. ZARNEKE

Telephone No. 305-3926