



(12) UK Patent (19) GB (11) 2 110 047 B

(54) Title of invention

Digital television signal processing system

(51) INTCL⁴; H04N9/64

(21) Application No
8231456

(22) Date of filing
3 Nov 1982

(30) Priority data

(31) 319459

(32) 9 Nov 1981

(33) United States of America
(US)

(43) Application published
8 Jun 1983

(45) Patent published
31 Jul 1985

(73) Proprietors
RCA Corporation
(USA-Delaware)
30 Rockefeller Plaza
City and State of New York
10020
United States of America

(72) Inventor
Glenn Arthur Reitmeier

(74) Agent and/or
Address for Service
R. W. Pratt,
c/o RCA International Limited,
Norfolk House,
31 St James's Square,
London SW1Y 4JR

(52) Domestic classification
H4F D1B1 D1B3 D30B D30K
D30T1 D30T3 EK

(56) Documents cited
GB A 2110044
GB A 2106743
GB A 2087191
GB A 2034146
GB A 2022954
EP 0045596
EP 0023555

(58) Field of search
A4F
H3U

LONDON THE PATENT OFFICE

GB 2 110 047 B




Fig. 1




Fig. 2




Fig. 3

4 / 7




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8

DIGITAL TELEVISION SIGNAL PROCESSING SYSTEM

This invention relates to digital television signal processing systems and, in particular, to digital color signal filter and demodulation systems.

5 When an analog video signal is to be processed digitally in a television receiver, it is necessary to first digitally encode the video signal in an analog-to-digital converter. The analog-to-digital converter samples the video signal in accordance with the
10 Nyquist criterion at a rate which is generally related to the color subcarrier frequency (e.g., three times or four times the color subcarrier frequency). If an NTSC video signal is sampled at a rate of four times the color
15 subcarrier ($4f_{sc}$), the signal samples consist of sums and differences of luminance and chrominance information signals. Specifically, if the sampling phase coincides with the zero degree axis of the color burst signal, the chrominance portion of the samples occur in the sequence
20 $-(B-Y)$, $(R-Y)$, $(B-Y)$ and $-(R-Y)$. If the sampling phase coincides with the I axis of the color burst signal (57°), then the chrominance samples occur in the sequence I, Q, $-I$, and $-Q$. After digital encoding, luminance and chrominance information may be separated by comb filtering or horizontal filtering to produce a sequence of luminance
25 signal samples and a sequence of color mixture signal samples, the latter being of either the $-(B-Y)$, $(R-Y)$ form or the I, Q form. At this point, both signals usually occur at the rate of the sampling signal used by the analog to digital converter. While the high sampling rate
30 must generally be maintained in the luminance channel, the lower bandwidth color signals may have their sampling rate decreased in accordance with their Nyquist criterion.

 The color mixture signal sequences described above for the $4f_{sc}$ sampling rate are modulated at the
35 color subcarrier frequency, with each signal sample being a unique piece of chrominance information. Accordingly, quadrature demodulation can be accomplished by selecting alternate samples at two outputs at a rate of two times

1 the color subcarrier. For color signals of the $-(B-Y)$,
(R-Y) form, the two demodulated color signal sequences are
2 $-(B-Y)$, $(B-Y)$, $-(B-Y)$, $(B-Y)$ and $(R-Y)$, $-(R-Y)$, $(R-Y)$,
3 $-(R-Y)$, both at a rate of twice the color subcarrier
4 frequency ($2f_{sc}$). Similarly, for color signals of the I, Q
5 form, the demodulated color signal sequences are I, -I, I,
6 -I, and Q, -Q, Q, -Q, also at the $2f_{sc}$ rate.

7 In the NTSC system, the color mixture signals
8 commonly occupy bandwidths of 0-0.5 MHz for the $(B-Y)$,
9 $(R-Y)$ and Q signals, and 0-1.5 MHz for the I signal.
10 Accordingly, sampling at a rate of $2f_{sc}$ is excessive by
11 comparison with the Nyquist sampling rates associated with
12 these bandwidths, and undesirably includes high frequency
13 noise in the color signals. It is therefore desirable to
14 reduce the sampling rate of the color signals, which also
15 reduces the complexity of subsequent color signal
16 processing circuitry. One way of doing this is simply to
17 discard signal samples. However, since each chrominance
18 sample was uniquely derived, the samples may include out
19 of band noise, which will alias into the color signals if
20 samples are simply discarded. It is thus desirable to
21 reduce the sampling rate of the chrominance signals and
22 eliminate out of band noise in a system which utilizes a
23 simple circuit configuration.

24 Aspects of the invention are specified in the claims to which
25 attention is directed.

26 In accordance with the principles of the present invention,
27 a system is provided for filtering and demodulating digital color
28 mixture signals, wherein the signals are filtered to remove out-of-
29 band noise prior to completion of the demodulation process. In a
30 first embodiment of the invention, interleaved digital chrominance
31 signal samples are first demodulated by a signal related in frequency
32 to the video subcarrier to obtain interleaved color mixture signal
33 samples of different sampling phases at baseband frequencies. The
34 interleaved color mixture signal samples are applied to a
35 digital filter at a rate which is a multiple of the color
subcarrier frequency. The weighting coefficients of the
filter are selected to obtain a bandwidth which passes the

color mixture signal while removing out of band noise. Since the input signal sequence to the digital filter contains interleaved color mixture signal samples, alternate stages of the filter shift register are tapped, 5 so that the output sequence will comprise filtered and interleaved color mixture signal samples. An output switch accomplishes phase demodulation of the output sequence by selecting samples at a reduced sampling rate in accordance with the Nyquist criterion of the color 10 signals and produces either one or two output sequences of filtered and fully demodulated color mixture signals.

In accordance with a further embodiment of the present invention, tapped shift register stages of the digital filter are coupled to two different sets of 15 weighting coefficients and signal combining stages. The filter outputs may thus exhibit unequal bandwidths for filtered I and Q signals, which are commensurate with the desired bandwidths of the filtered signals.

In the drawings:

20 FIGURE 1 illustrates, in block diagram form, a portion of a television receiver including a filtering and demodulation system in accordance with the present invention;

FIGURE 2 illustrates waveforms depicting the 25 operation of the arrangement of FIGURE 1;

FIGURE 3 illustrates, in block diagram form, a clock signal generator arrangement suitable for use in the arrangement of FIGURE 1;

FIGURE 4 illustrates, in block diagram form, a 30 signal multiplexer arrangement suitable for use in the arrangement of FIGURE 1;

FIGURE 5 illustrates, in block diagram form, a more detailed embodiment of the output switch of the arrangement of FIGURE 1;

35 FIGURE 6 illustrates, in block diagram form, a further embodiment of a filtering and demodulation system constructed in accordance with the present invention;

FIGURE 7 illustrates waveforms depicting the operation of the arrangement of FIGURE 6; and

FIGURE 8 illustrates, in block diagram form, a clock signal generator arrangement suitable for use with the arrangement of FIGURE 6.

In FIGURE 1, a television signal is received by an antenna 10 and successively processed by a tuner 12, intermediate frequency circuits 14, and a video detector 16, which are constructed in a conventional manner. The detected video signal at the output of the detector 16 is applied to the input of an analog to digital (A/D) converter 20. The A/D converter 20 samples the video signal at a rate equal to four times the color subcarrier frequency ($4f_{sc}$), and produces digital samples of the video signal at this rate. Each digital sample, or word, may comprise, for example, eight bits produced in parallel. In an eight-bit system, the analog video signal will be quantized to one of two-hundred and fifty-six discrete levels. The $4f_{sc}$ sampling clock for the A/D converter 20 is developed by a clock generator 22, which produces the signal in phase and frequency synchronism with the color burst signal of the analog video signal provided by the video detector 16.

The digitized video signal produced by the A/D converter 20 is applied to an input of a digital comb filter 24, which may be constructed to operate as described in the article "Digital Television Image Enhancement" by John P. Rossi, 84 Journal of the SMPTE at 545-51 (1974). The comb filter 24 produces a separated luminance signal, Y, which is applied to a luminance signal processor (not shown).

The comb filter 24 also produces a separated chrominance signal C, consisting of a sequence of interleaved chrominance signal samples of different sampling phases, which is applied to the input of a chroma amplifier 32. The chroma amplifier 32 amplifies the chrominance signal in response to a viewer controlled color saturation control signal, and applies the amplified

chrominance signal to the input of a digital chroma peaker 34. The chroma peaker 34 is a digital filter which modifies the response characteristic exhibited by the chrominance signal at this point to compensate for the response characteristic of the intermediate frequency circuits 14. The intermediate frequency circuits generally locate the color subcarrier frequency on the lower frequency slope of the I.F. passband, causing the color sidebands to exhibit a rolloff of 6dB per octave. The chroma peaker 34 compensates for this rolloff to cause the chrominance signal to exhibit an essentially flat amplitude versus frequency response. If the I.F. circuits 14 are designed to provide an essentially flat amplitude versus frequency response for color signals, the chroma peaker 34 may be replaced by a chroma bandpass filter with a response characteristic located about the color subcarrier frequency.

The peaked or bandpassed digital chrominance signals are applied to a signal multiplexer 40. The signal multiplexer 40 includes a multiplexer switch 44, having inputs coupled to receive noninverted digital chrominance signals, and chrominance signals which have been inverted by an inverting circuit 42. The multiplexer switch 44 is switched at the color subcarrier frequency (f_{sc}) by a signal developed by the clock generator 22. The switch 44 alternately supplies inverted and uninverted chrominance signal samples at its output. For a $4f_{sc}$ sampling signal, the sequence of samples provided by the switch 44 consists of interleaved signal samples of two types in a quadrature relationship. The signal multiplexer 40 thereby accomplishes subcarrier frequency demodulation of the digital chrominance signals, with signal samples of the two types recurring at a $2f_{sc}$ rate. In this embodiment, the chrominance signals have been demodulated to baseband although the interleaved components remain in a quadrature relationship.

The output of the signal multiplexer 40 is coupled to an input of a digital transversal filter and

demodulator 50. The filter and demodulator 50 includes a serial shift register 52, weighting function circuits 60, a signal combiner 54, and a demultiplexer switch 70. The shift register 52 in this embodiment comprises a twelve-stage shift register with stages labeled r_1 through r_{12} . The chrominance signal samples produced at the output of the signal multiplexer 40 are applied to the first stage r_1 of the shift register 52 and to a weighting function circuit 61. In this example, the chrominance signal samples are shifted through the shift register 52 by the $4f_{sc}$ clock signal. The outputs of shift register stages r_2 , r_4 , r_6 , r_8 , r_{10} and r_{12} are tapped, with the output taps coupled to inputs of weighting function circuits 62, 63, 64, 65, 66 and 67, respectively. The outputs of the weighting function circuits 60 are coupled to inputs of the signal combiner 54, the output of which is coupled to the input of the demultiplexer switch 70. The demultiplexer switch 70 alternately selects signal samples produced by the signal combiner 54 in response to switching signals $\frac{1}{2} f_{sc}$ (R-Y) and $\frac{1}{2} f_{sc}$ (B-Y). These switching signals are produced by the clock generator 22 in a quadrature phase relationship, and have frequencies of half the color subcarrier frequency ($\frac{1}{2} f_{sc}$). The demultiplexer switch 70 produces filtered and demodulated color mixture signals (R-Y)' and (B-Y)' at its outputs, which may then be applied to a chrominance signal processor (not shown). The demultiplexer switch 70 thereby provides quadrature phase demodulation of filtered baseband color mixture signals.

The operation of the arrangement of FIGURE 1 may be understood by referring concurrently to the waveforms of FIGURE 2. FIGURE 2a shows a waveform 260, which corresponds to several cycles of the analog color burst signal, or a signal aligned in phase and frequency therewith. The clock generator 22 responds to the color burst signal by generating a $4f_{sc}$ sampling pulse train 262 for the A/D converter 20 and the shift register 52, as shown in FIGURE 2b. When the video signal is sampled at

the times of occurrence of the leading edges of the pulses of the pulse train 262, the discrete color signal samples will correspond to $-(B-Y)$, $(R-Y)$, $(B-Y)$ and $-(R-Y)$ over one subcarrier cycle, as indicated in FIGURE 2b. A chrominance signal pulse train of this form is applied to the signal multiplexer 40.

The multiplexer switch 44 alternately couples pairs of uninverted and inverted chrominance signals to its output under control of the f_{sc} switching signal, which is shown as waveform 264 in FIGURE 2c. When the waveform 264 is "low", the multiplexer switch 44 passes uninverted signals through to its output, in this case the $(R-Y)$ and $(B-Y)$ samples occurring at 90° and 180° with respect to the burst waveform 260. When the waveform 264 in its "high" state, inverted signal samples from inverting circuit 42 are selected and coupled through to the multiplexer output. The inverting circuit converts the $-(R-Y)$ and $-(B-Y)$ samples to $(R-Y)$ and $(B-Y)$ samples at this time. Thus, the output of the signal multiplexer 40 is a continuous sequence of positive chrominance signal samples at a rate of four times the color subcarrier frequency, comprising baseband interleaved color mixture signals.

This sequence of chrominance signal samples is shifted into and through the shift register 52 by the $4f_{sc}$ signal. As the samples are shifted through the register, $(B-Y)$ samples and $(R-Y)$ samples are alternately applied to weighting function circuits 60. For instance, after one cycle of the $4f_{sc}$ signal, $(B-Y)$ signal samples will be momentarily stored in the even-numbered shift register stages $\tau_2, \tau_4, \tau_6, \tau_8, \tau_{10}$ and τ_{12} , and a $(B-Y)$ sample will also be applied to weighting function circuit 61. $(R-Y)$ signal samples will be stored in the untapped odd-numbered stages at this time. The tapped $(B-Y)$ signal samples are then weighted by the weighting function circuits 60, and the tap-weighted signals are combined by the signal combiner 54, which produces a filtered $(B-Y)$ signal at its output. After the next cycle of the $4f_{sc}$ signal, the

(R-Y) samples are shifted into the tapped stages and the (B-Y) samples are shifted to the untapped stages. The (R-Y) signal samples are then weighted and combined to produce a filtered (R-Y) signal at the output of combiner 54. Thus, a sequence of filtered and interleaved (B-Y) and (R-Y) signals are produced at the output of the signal combiner 54 at the $4f_{sc}$ signal rate. In this embodiment, the weighting function coefficient values are chosen to provide a lowpass filter response characteristic at the output of signal combiner 54, with a passband of approximately zero to 0.5 MHz.

The filtered chrominance signal sequence at the output of the signal combiner 54 is then simultaneously reduced in sampling rate and quadrature demodulated by sampling the signal sequence using differently phased signals of one-half the color subcarrier frequency. This is accomplished by the demultiplexer switch 70, in response to sampling signals $\frac{1}{2} f_{sc}$ (R-Y) and $\frac{1}{2} f_{sc}$ (B-Y). The $\frac{1}{2} f_{sc}$ (R-Y) signal is shown as solid line waveform 266 in FIGURE 2d, which samples the filtered signal sequence during the occurrence of an (R-Y) sample every other burst frequency cycle. Similarly, the $\frac{1}{2} f_{sc}$ (B-Y) pulses shown by solid line waveform 268 of FIGURE 2e sample the filtered signal sequence during the occurrences of filtered (B-Y) samples. Thus, the demultiplexer switch 70 produces filtered and demodulated output signals (R-Y)' and (B-Y)', with signal values being switched at a $\frac{1}{2} f_{sc}$ rate. The $\frac{1}{2} f_{sc}$ sampling rate allows a Nyquist bandwidth of .895 MHz in the NTSC system, which is sufficient for the zero to 0.5 MHz passband of the color mixture signals. The filtered output signals, which occur at one-half the color subcarrier rate, are thus substantially free of out-of-band noise and aliasing components, due to the 0.5 MHz cutoff frequency of the filter.

The clock generator 22 of FIGURE 1 may be constructed as shown in FIGURE 3. The analog video signal is applied to a burst gate 80, which is gated by a burst gate keying pulse to apply a gated burst signal to a peak.

detector sample-and-hold circuit 82, a comparator 86, and to a $4f_{sc}$ clock generator circuit 88. The $4f_{sc}$ clock generator circuit 88 may be constructed as shown in British Patent Application 8223987 corresponding to United States patent application number 297,556 entitled "Digital Color Television Signal Demodulator", and filed on August 31, 1981. The $4f_{sc}$ clock generator circuit 88 produces a $4f_{sc}$ sampling signal, as shown in FIGURE 2b. The peak detector sample- and- hold circuit 82 produces a threshold level substantially equal to the burst signal peak, which level is dropped across a voltage divider 84 to produce a threshold level V_{TH} , as shown in FIGURE 2a. The V_{TH} threshold level is applied to a second input of comparator 86. The $4f_{sc}$ sampling signal is applied to the signal input of a 2-bit counter 90, and the output of the comparator 86 is coupled to the "set" input of the counter 90.

The "2" output of the 2-bit counter 90 is coupled to the input of an inverter 102, and to one input of a NOR gate 94. The "1" output of the 2-bit counter 90 is coupled to a second input of NOR gate 94 and to one input of an AND gate 100. The output of inverter 102 is coupled to a second input of AND gate 100.

The output of NOR gate 94 is coupled to the "C" (clock) input of a D-type flip-flop 96 and to one input of an AND gate 98. The \bar{Q} output of flip-flop 96 is coupled to the "D" (data) input of the flip-flop, and the Q output of the flip-flop 96 is coupled to a second input of AND gate 98. The output of AND gate 100 is coupled to the C input of flip-flop 104, and to one input of an AND gate 108. The Q output of flip-flop 104 is coupled to a second input of AND gate 108, and the \bar{Q} output of the flip-flop 104 is coupled to the D input of the flip-flop. The burst gate keying pulse is applied to the input of a monostable multivibrator 106, which has an output coupled to the reset inputs of flip-flops 96 and 104.

In operation, the 2-bit counter 90 counts the pulses of the $4f_{sc}$ sampling signal. The count of the counter 90 is synchronized during each burst interval by

the comparator 86. The comparator 86 produces an output pulse during each cycle of the burst signal when the burst signal 260 at the negative input of the comparator exceeds the V_{TH} threshold during the time interval t_1-t_2 shown in FIGURE 2b. The comparator pulse holds the counter 90 in its set condition during this time interval, at which time the counter output is three. After time t_2 , the counter 90 resumes counting with the leading edge of pulse $(R-Y)_2$ in FIGURE 2b. The counter 90 is thereby synchronized to produce a count of one for every $(B-Y)$ sample, a count of two for every $-(R-Y)$ sample, a count of three for every $-(B-Y)$ sample, and a count of zero for every $(R-Y)$ sample, as indicated by the counter numbers shown below waveform 262 in FIGURE 2b.

With the counter 90 operating in this sequence, the "2" output of the counter will exhibit an output signal which is illustrated by waveform 264 of FIGURE 2c. This signal is the desired f_{sc} sampling signal for the signal multiplexer 40. The NOR gate 94 receives the counter output signals and produces a "high" signal during every "zero" count. The signal produced by NOR gate 94 will alternately set and reset flip-flop 96, which alternately enables and disables AND gate 98 during alternate cycles of the color burst signal. Flip-flops 96 and 104 are synchronized by a reset pulse provided by monostable multivibrator 106 at the beginning of every burst gate interval. This ensures that the flip-flops will be set during the first cycle of burst, and every other cycle of burst thereafter. Thus, AND gate 98 produces output pulses during alternate zero counts of the counter 90. The output signal of AND gate 98 is the desired $\frac{1}{2} f_{sc}(R-Y)$ signal for demultiplexer switch 70, and exhibits a waveform as shown in FIGURE 2d, with leading edges occurring at the times of the leading edges of the solid line pulses, and falling edges occurring as shown by the broken line 267.

In a similar manner, AND gate 100 produces pulses during each "one" count of the counter 90.

Alternate ones of these pulses are passed by AND gate 108 when it is enabled by flip-flop 104. The output signal of AND gate 106 is the desired $\frac{1}{2} f_{sc}(B-Y)$ signal for demultiplexer switch 70, with leading edges occurring at the times of the leading edges of solid line pulses 268 of FIGURE 2e, and trailing edges occurring as shown by broken line falling edges 269

The signal multiplexer 40 of FIGURE 1 may be constructed as shown in FIGURE 4. The arrangement of FIGURE 4 is constructed for four-bit signals, but may be readily extended for digital words of greater bit lengths.

In FIGURE 4, the bits of the digital chrominance signal produced by the chroma peaker 34 are applied in parallel to inputs of exclusive-OR gates 110, 112, 114 and 116. In this example of four-bit words, the least significant bit b_0 is applied to the input of exclusive-OR gate 116, bits b_1 and b_2 are applied to exclusive-OR gates 114 and 112, and the most significant bit b_3 is applied to exclusive-OR gate 110. The outputs of the respective exclusive-OR gates are applied to inputs A_0 , A_1 , A_2 and A_3 of an adder 140. The exclusive-OR gates 110, 112, 114 and 116 are also coupled to receive the f_{sc} signal, which signal is also applied to input B_0 of the adder 140. The remaining "B" inputs B_1 , B_2 and B_3 are coupled to receive a logical "0" signal level. The output of the signal multiplexer is produced at adder outputs Σ_0 , Σ_1 , Σ_2 and Σ_3 .

In operation, when the f_{sc} signal 264 is low during the occurrence of positive chrominance signal samples (R-Y), and (B-Y), as shown in FIGURES 2b and 2c, the signal samples are passed uninverted to the adder 140, where they are added to a value of 0000 at the "B" inputs of the adder. The signal samples produced at the adder outputs thus have the same values as the input signals to the multiplexer.

During the occurrence of negative chrominance signal samples $-(R-Y)$ and $-(B-Y)$, the high state of the f_{sc} signal causes the exclusive-OR gates 110, 112, 114 and

116 to invert the bit values of the applied chrominance signal samples. The input signal samples are then applied in inverted form to the "A" inputs of the adder 140, which adds the inverted samples to a value of 0001 at the "B" inputs of the adder. The adder thereby produces a two's complemented version of the input signals, which converts the negative chrominance signal samples to positive signal samples.

It may be noted that the function of the adder 240 of FIGURE 4 is to add a value of one least significant bit to inverted chrominance signal samples. The arrangement of FIGURE 4 may be simplified if desired by eliminating the adder and applying the output signals of the exclusive-OR gates to the digital filter 50 directly. This, however, causes a one-bit "error" in the output signals of the multiplexer 40 during every pair of inverted signal samples. But since this "error" recurs at the rate of the inverted signal samples, which is the subcarrier rate, it will be effectively eliminated by the digital filter, which exhibits a passband cutoff below the subcarrier frequency.

The demultiplexer switch 70 may be constructed as shown in FIGURE 5. The output of signal combiner 54 is coupled in parallel to the D inputs of D-type flip-flops 72 and 74. The flip-flop 72 is clocked by the $\frac{1}{2} f_{SC}(B-Y)$ signal at its C input, and the flip-flop 74 is clocked by the $\frac{1}{2} f_{SC}(R-Y)$ signal at its C input. Filtered and demodulated signals $(B-Y)'$ and $(R-Y)'$ are produced at the Q outputs of the flip-flops. If the output signals of the signal combiner 54 comprise eight-bit digital words, each flip-flop will be replicated eight times, thereby forming an eight-bit latch for each output. If it is desirable to maintain the demodulated and filtered signals in a single sequence for subsequent signal processing, only one eight-bit latch may be used. This latch would be clocked by ANDed signals $\frac{1}{2} f_{SC}(B-Y)$ and $\frac{1}{2} f_{SC}(R-Y)$. It may be further desirable, in such an arrangement, to change the phase of one of the sampling signals so that the filtered

signals are sampled on alternate burst cycles instead of the same cycle as shown in FIGURES 2d and 2e.

A second filter and demodulation system, constructed in accordance with the principles of the present invention, is shown in FIGURE 6. In FIGURE 6, the output of the multiplexer switch 44 of FIGURE 1 is coupled to the input of the first stage τ_1 of a shift register 152. The shift register is clocked by a $4f_{\text{scI,Q}}$ sampling signal. Even-numbered stages $\tau_2, \tau_4, \tau_6, \tau_8, \tau_{10}$ and τ_{12} have output taps coupled to weighting function circuits 172, 173, 174, 175, 176 and 177, respectively. The input of the first stage τ_1 is coupled to a weighting function circuit 171. The outputs of these weighting function circuits 170 are coupled to inputs of a signal combiner 156, the output of which is coupled to the input of a demultiplexer switch 172. The demultiplexer switch 172 is clocked by a sampling signal f_{scI} .

The output taps of even-numbered shift register stages $\tau_2, \tau_4, \tau_6, \tau_8$ and τ_{10} are coupled to inputs of weighting function circuits 161, 162, 163, 164 and 165, respectively. The outputs of these weighting function circuits 160 are coupled to inputs of a signal combiner 154, the output of which is coupled to the input of a demultiplexer switch 170. The demultiplexer switch 170 is clocked by a sampling signal $\frac{1}{2} f_{\text{scQ}}$.

The operation of the arrangement of FIGURE 6 may be understood by referring concurrently to the waveforms of FIGURE 7. Waveform 260 of FIGURE 7a illustrates a signal aligned in phase and frequency synchronism with the color burst signal component of the analog video signal. The analog video signal is digitally encoded by sampling the video signal with a $4f_{\text{scI,Q}}$ sampling signal which is aligned in phase with the I axis of the color burst signal. The separated chrominance signal samples are thereby produced in the sequence I, Q, -I, -Q, as represented by waveform 274 of FIGURE 7b. The signal multiplexer 40 then inverts the negative signal samples to produce a positive sample sequence of the form I, Q, I, Q.

This signal multiplexer is again controlled by an f_{sc} sampling signal, represented by waveform 276 of FIGURE 7c. The I and Q samples of the positive sample sequence recur at a $2f_{sc}$ rate.

5 The sequence of I and Q chrominance signal samples is shifted into and through the shift register 152 by the $4f_{scI,Q}$ signal. The shift register will assume alternate conditions after successive shifts wherein I signal samples will be stored in the even-numbered stages, 10 or Q signal samples will be stored in the even-numbered stages. In the first condition, an I signal is applied to the input of weighting function circuit 171, and I signals located in stages $r_2, r_4, r_6, r_8, r_{10}$ and r_{12} are tapped and applied to weighting function circuits 172, 173, 174, 15 175, 176 and 177, respectively. The tap-weighted signals produced by the weighting function circuits 170 are combined by signal combiner 156 to produce a filtered I signal, I' . The values of the weighting function coefficients of circuits 170 are selected to provide a 20 lowpass filter response characteristic at the output of signal combiner 156 which exhibits a passband of approximately zero to 1.5 MHz. The filtered I signals at the output of signal combiner 156 are sampled by an f_{scI} sampling signal at the color subcarrier rate which, in 25 accordance with the Nyquist criterion, allows a bandwidth of 1.79 MHz in the NTSC system. The f_{scI} sampling signal is applied to the demultiplexer switch 172, which produces an output signal sequence of the form $I_1', I_3', I_5' \dots$, as illustrated in FIGURE 7d.

30 During the second condition, Q signal samples are shifted into the even-numbered stages. Q signal samples are tapped from stages r_2, r_4, r_6, r_8 , and r_{10} , and applied to weighting function circuits 161, 162, 163, 164 and 165, respectively. Tap-weighted Q signal samples 35 at the outputs of the weighting function circuits 160 are combined by signal combiner 154 to produce a filtered Q signal, Q' . The values of the weighting function coefficients of circuits 160 are selected to provide a

lowpass filter response characteristic at the output of signal combiner 154 which exhibits a passband of approximately zero to 0.5 MHz. The filtered Q signals at the output of signal combiner 154 are sampled by a $\frac{1}{2} f_{scQ}$ sampling signal at one-half the color subcarrier rate, which allows a Nyquist bandwidth of 0.895 MHz in the NTSC system. The $\frac{1}{2} f_{scQ}$ sampling signal controls the demultiplexer switch 170, which produces an output signal sequence of the form Q_1' , Q_5' , Q_9' , ... as illustrated in FIGURE 7c. Thus, the arrangement of FIGURE 6 attenuates out of band noise, and demodulates I and Q color mixture signals of unequal bandwidths.

Moreover, the embodiments of FIGURES 1 and 6 require only a single filter shift register by taking advantage of the interleaved nature of the color mixture signals, which are both filtered and demodulated. The filter provides a good signal-to-noise ratio by virtue of the clocking of two samples of each type of color mixture signal into the filter every color subcarrier cycle.

The arrangement of FIGURE 6 will operate in combination with a signal multiplexer 40, constructed in accordance with the principles of the multiplexer arrangement of FIGURE 4. The demultiplexer switches 170 and 172 may each comprise a single latch register instead of the dual latch register shown in FIGURE 5. The clock generator arrangement of FIGURE 3, however, requires some modification for I and Q filtering and demodulation, as illustrated by the arrangement of FIGURE 8. Elements of FIGURE 3 are reproduced in FIGURE 8, and bear the same reference numerals.

In FIGURE 8, the burst gate 80, the peak detector sample-and-hold circuit 82, the monostable multivibrator 106, and the voltage divider 84, are arranged and operate as described in FIGURE 3. The clock generator 188 of FIGURE 8 is responsive to the burst signal for generating a $4f_{sc}$ sampling rate signal, $4f_{scI,Q}$, which is aligned in phase with the I axis of the burst signal. The clock generator 188 may be constructed

as described in the aforementioned British patent application number 8223987. The $4f_{scI,Q}$ sampling signal is applied to the signal input of the 2-bit counter 90. The output of the comparator 86 is coupled to the set
5 input of the counter 90 by the series combination of a capacitor 180 and a diode 184. A voltage divider 182 provides a D.C. bias at the junction of capacitor 180 and diode 184.

The "1" and "2" outputs of the counter 90 are
10 coupled to inputs of an exclusive-NOR gate 192. The "2" output is also coupled to an input of an AND gate 194, and to the input of inverter 102. The "1" output of the counter 90 is coupled to the input of an inverter 196, and to an input of AND gate 100. The output of inverter 196
15 is coupled to a second input of AND gate 194, and the output of inverter 102 is coupled to a second input of AND gate 194, and the output of inverter 102 is coupled to a second input of AND gate 100. D type flip-flop 96 and AND gate 98 are coupled to the output of AND gate 194, and are
20 otherwise coupled as shown in FIGURE 3.

In operation, counter 90 counts pulses of the $4f_{scI,Q}$ signal provided by the clock generator 188. The output signal of the comparator once again synchronizes the counter during the color burst intervals. When the
25 burst signal exceeds the threshold level V_{TH} , as shown at time t_1 in FIGURE 7a, the output signal of the comparator 86 goes positive, and remains in that state until a later time t_2 . The threshold level V_{TH} is adjusted so that time t_1 occurs before the burst signal reaches the Q axis phase of 327° , such as a phase of 315° . The positive pulse
30 produced by the comparator 86 is differentiated by capacitor 180, producing a short positive-going pulse at time t_1 , and a short negative-going pulse at time t_2 , as shown in FIGURE 8. The positive-going pulse is coupled to
35 the set input of the counter 90 by diode 184 to set the counter to three at time t_1 . The diode also clips the negative-going pulse, preventing it from reaching the counter 90. Thus, the counter 90 is synchronized to count

the I pulses of FIGURE 7b as one, the Q pulses as two, the -I pulses as three, and the -Q pulses as zero.

With the counter 90 synchronized in this manner, the exclusive-NORing of the counter outputs by gate 192 will produce the desired f_{sc} signal for the signal multiplexer 40, as shown by waveform 276 of FIGURE 7c. The AND gate 100 will produce a pulse at a count of one every burst cycle, which corresponds to the desired f_{scI} sampling signal. The output of AND gate 100 will go high in coincidence with the leading edge of solid-line pulse 277 of FIGURE 7d, and will go low as shown by broken line transition 278. The AND gate 194 will produce an output pulse during the count of two every burst cycle. Alternate ones of these pulses are produced at the output of AND gate 98, with leading edges coincident with the leading edge of solid-line pulse 279 of FIGURE 7e and trailing edges represented by broken line 280. The signal produced by AND gate 98 is the $\frac{1}{2} f_{scQ}$ sampling signal.

1 CLAIMS

1. In a television signal receiver, including a source of digital chrominance signals modulated in phase, apparatus for producing filtered and demodulated digital color signals comprising:
 - means, having an input coupled to said source to receive said digital chrominance signals, and an output, for producing baseband digital color signals of interleaved sampling phases;
 - a digital filter, having an input coupled to receive said baseband digital color signals, and an output, and exhibiting a response characteristic which is substantially equal to the desired passband of said demodulated digital color signals; and
 - means, coupled to the output of said digital filter, for producing filtered and demodulated digital color signals.
2. Apparatus according to claim 1, wherein said filtered and demodulated digital color signal producing means includes means for demultiplexing baseband digital color signals of interleaved sampling phases to produce a plurality of digital color signals, each representing a particular sampling phase.
3. Apparatus according to claim 2, wherein said means for producing baseband digital color signals of interleaved sampling phases includes means for demodulating said digital chrominance signals from the frequency region about the color subcarrier to form baseband digital color signals.
4. Apparatus according to claim 3, further including a first source of clock signals of a multiple of the color subcarrier frequency and in phase synchronism therewith;

1 a second source of clock signals of a
submultiple of the frequency of said clock signals of said
first source and in phase synchronism therewith; and
 a third source of clock signals of a submultiple
5 of the frequency of said clock signals of said second
source and in phase synchronism therewith;
 wherein said source of digital chrominance
signal is responsive to clock signals from said first
source for producing said digital chrominance signals
10 modulated in phase and frequency, said demultiplexing
means is responsive to clock signals from said third
source to produce said plurality of digital color signals,
each representing a particular sampling phase, and said
demodulating means is responsive to clock signals from
15 said second source for producing said baseband digital
color signals of interleaved sampling phases.

5. In a television signal receiver, including
a source of composite video signals including a burst
20 signal component, apparatus comprising:
 means, coupled to said signal source, for
sampling said composite video signals at a multiple of the
frequency of said burst signal and in predetermined phase
relationship therewith, to produce a sequence of digital signal
25 samples of a plurality of phases;
 means, coupled to said sampling means, for
separating the luminance and chrominance portions of said
signal samples to produce a sequence of digital chrominance signal
samples of a plurality of phases;
30 means, coupled to said separating means, for
demodulating said digital chrominance signal samples of at least
one of said plurality of phases from the frequency region
about said burst signal frequency to produce baseband
digital chrominance signal samples of a plurality of sampling
35 phases; and

1 a digital filter, including a shift register
coupled to receive said baseband digital chrominance signal, said
shift register including a plurality of shift register
stages arranged to simultaneously store baseband
5 chrominance signal samples of a given sampling phase, said
filter including means for arithmetically combining signal
samples from said plurality of stages to produce a
sequence of filtered chrominance signal samples of said
given sampling phase.

10

6. Apparatus according to claim 5, wherein said
plurality of shift register stages is arranged to
sequentially store baseband chrominance signal samples of
different sampling phases; said means for arithmetically
15 combining signal samples produces a sequence of filtered
chrominance signal samples of a plurality of sampling
phases; and further including
means for demultiplexing said sequence of
filtered chrominance signal samples to produce a plurality
20 of signals, each representing a particular sampling phase.

7. In a television signal receiver, including a
source of baseband digital chrominance signal samples which
produces a sequence of signal samples of first and second
25 sampling phases, a digital filtering and sampling system
comprising:

a digital filter, including a shift register
coupled to receive said sequence of signal samples, and
including a first plurality of tapped shift register
30 stages, respective ones of which are separated by ones of
a second plurality of shift register stages;

a plurality of weighting function circuits
coupled to ones of said plurality of tapped shift register
stages; and

35 means, coupled to said weighting function
circuits, for producing a sequence of filtered chrominance
signal samples; and

1 means, coupled to said digital filter, for
sampling said sequence of filtered chrominance signal
samples to produce a first filtered chrominance signal
when said first plurality of tapped shift register stages
5 contains chrominance signal samples of said first sampling
phase, and a second filtered chrominance signal when said
first plurality of tapped shift register stages contains
chrominance signal samples of said second sampling phase.

10 8. Apparatus according to claim 7 further comprising:
a first clock signal generator, coupled to said
shift register, for shifting said sequence of digital
chrominance signals through said shift register at a first
rate; and
15 a second clock signal generator, coupled to said
sampling means, for supplying a clock signal of a rate
which is less than said first rate.

20 9. In a television signal receiver, including a
source of modulated digital chrominance signals which produces a
sequence of color mixture signals of different polarities,
apparatus for producing filtered baseband digital chrominance
signals comprising:

means, having an input coupled to receive said
25 sequence of modulated color mixture signals from said source, and
having an output, for producing a sequence of baseband color
mixture signals of the same polarity; and

a digital filter, having an input coupled to
receive said sequence of baseband color mixture signals of the same
30 polarity, and having an output for producing filtered
digital chrominance signals, said filter exhibiting a
response characteristic which attenuates noise signal
components outside the bandwidth of said color mixture
signals.

1 10. Apparatus according to claim 9, further
comprising means, coupled to said output of said digital
filter, for sampling signals provided at said output at a
rate which is at least as great as the Nyquist criterion
5 of said color mixture signal bandwidth.

11. In a television receiver, including a
source of baseband digital, chrominance signals which produces a
sequence of baseband color mixture signals of first and second
10 types, apparatus for producing filtered and sampled color
mixture signals comprising:

first and second digital filters, including a
common shift register coupled to receive said sequence of
baseband color mixture signals from said source, and having first
15 and second outputs exhibiting different response
characteristics;

means, coupled to said output of said first
digital filter, for sampling signals provided by said
first digital filter at a rate which is at least as great
20 as the Nyquist criterion of said color mixture signals of
said first type; and

means, coupled to said output of said second
digital filter, for sampling signals provided by said
second digital filter at a rate which is at least as great
25 as the Nyquist criterion of said color mixture signals of
said second type.

12. In a television receiver, including a
source of digital chrominance signals which produces a
30 sequence of alternating baseband color mixture signals of first and
second sampling phases, a digital color mixture signal
filtering and sampling system comprising:

a shift register having an input coupled to
receive said sequence of baseband color mixture signals and
35 including a plurality of tapped shift register stages;

a first plurality of weighting function circuits
coupled to ones of said tapped shift register stages;

- 1 a second plurality of weighting function
circuits coupled to ones of said tapped shift register
stages;
- means, coupled to said first plurality of
5 weighting function circuits for producing a first sum of
tap-weighted signals;
- means, coupled to said second plurality of
weighting function circuits for producing a second sum of
tap-weighted signals;
- 10 means, coupled to said first sum signal
producing means, for sampling said first sum signal when
said first plurality of weighting function circuits is
receiving color mixture signals of said first sampling
phase; and
- 15 means, coupled to said second sum signal
producing means, for sampling said second sum signal when
said second plurality of weighting function circuits is
receiving color mixture signals of said second sampling
phase.

20

13. In a television receiver, including a
source of baseband digital chrominance signals; a first clock
generator which produces a first clock signal at a given
rate; a second clock generator which produces a second
25 clock signal at a rate which is less than said given rate
and exhibits a given phase; and a third clock generator
which produces a third clock signal at a rate which is
less than said given rate and exhibits a different phase
30 than said given phase; a chrominance signal filtering and
sampling arrangement comprising:
- first and second digital filters, including a
common shift register having an input coupled to receive
said baseband digital chrominance signals and responsive to said
35 first clock signal for shifting said chrominance signals
through said shift register, and having first and second
outputs exhibiting different response characteristics;

1 means, coupled to said first output, for
sampling signals provided thereat in response to said
second clock signal; and

means, coupled to said second output, for
sampling signals provided thereat in response to said
5 third clock signal.

14. A digital filtering and demodulation system,
substantially as hereinbefore described with reference to
Figures 1 to 5.

10

15. A digital filtering and demodulation system,
substantially as hereinbefore described with reference to
Figures 6 to 8.

15

16. A television receiver comprising a digital
filtering and demodulation system according to claim 14
or 15.

20

25

30

35



THE PATENT OFFICE

State House 66-71 High Holborn London WC1R 4TP

Switchboard 01-831 2525

RENEWAL DETAILS

PATENT No 2110047

RENEWAL DATE 3.11.89

RENEWAL FEE PAID FOR 7th YEAR ON 20.10.88

AE

FOR THE COMPTROLLER

NOTE RENEWALS FILED WITHIN THE LAST FEW DAYS MAY NOT APPEAR
IN THE RECORDS

Publication No.
2110047 A dated 8 June 1983

Patent granted:

WITH EFFECT FROM
SECTION 25(1)

31 JUL 1985

Application No.
8231456 filed on 3 November 1982

Priority claimed:
9 November 1981 in United States of America doc: 319459

Title:
Digital television signal processing system

Applicant:
RCA Corporation (USA-Delaware) 30 Rockefeller Plaza City and State of New York 10020
United States of America

Inventor:
Glenn Arthur Reitmeier 3 Metekunk Drive Trenton New Jersey United States of America

Classified to:
H4F

Address for Service:
R n Pratt c/o RCA International Limited Norfolk House 31 St James's Square London
SW1Y 4JR

SECTION 32 (1977 ACT) APPLICATION FILED 29 MAR 1988