



(43) International Publication Date
23 December 2010 (23.12.2010)

(10) International Publication Number
WO 2010/147694 A1

(51) International Patent Classification:
H01L 23/544 (2006.01)

(21) International Application Number:

PCT/US2010/029691

(22) International Filing Date:

1 April 2010 (01.04.2010)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

12/456,450 16 June 2009 (16.06.2009) US

(71) Applicant (for all designated States except US): **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, MS: RNB-4-150, Santa Clara, CA 95052 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **BHATE, Dhruv P.** [IN/US]; 444 N. Gila Springs Blvd., Apt 2064, Chandler, AZ 85226 (US). **VORONOV, Sergei L.** [US/US]; 2952 E. Palm Beach Dr., Chandler, AZ 85249 (US).

(74) Agents: **VINCENT, Lester J.** et al.; Blakely Sokoloff Taylor & Zafman, 1279 Oakmead Parkway, Sunnyvale, CA 94085 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM,

[Continued on next page]

(54) Title: INTEGRATED CIRCUIT PACKAGE HAVING SECURITY FEATURE AND METHOD OF MANUFACTURING SAME




FIG. 1A




FIG. 1B




FIG. 1C

(57) Abstract: An integrated circuit package comprises a package substrate (210, 410), an electrically insulating material (220, 420) adjacent to the package substrate, and a mark (230, 420) on the electrically insulating material. The mark is such that a visual contrast between the mark and the electrically insulating material is maximized when the mark and the electrically insulating material are exposed to coaxial illumination. In one embodiment the electrically insulating material over the package substrate has a first surface roughness and a mark on the solder resist material has a second surface roughness that is no more than approximately twenty times greater than the first surface roughness.



TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, —
ML, MR, NE, SN, TD, TG).

*before the expiration of the time limit for amending the
claims and to be republished in the event of receipt of
amendments (Rule 48.2(h))*

Published:

— *with international search report (Art. 21(3))*

INTEGRATED CIRCUIT PACKAGE HAVING SECURITY FEATURE AND METHOD OF MANUFACTURING SAME

5

FIELD OF THE INVENTION

The disclosed embodiments of the invention relate generally to integrated circuit packages, and relate more particularly to security features in such packages.

BACKGROUND OF THE INVENTION

10

Manufacturers and sellers of microelectronic equipment and devices, including integrated circuits (ICs) and IC packages, desire to prevent the unauthorized sale of such devices, the sale of counterfeit goods passed off as genuine, and similar illegal or unauthorized activities. In order to discourage such activity, microelectronic devices are often provided with markings or other security features that are difficult to reproduce and that serve as proof that the marked article is genuine. Thus, for example, data regarding the origin, manufacturing history, or other information on an IC package or the like may be provided in a protected and proprietary font. Similarly, IC packages or other goods may be marked using techniques such as laser ablation, ink jet printing, and others.

20

BRIEF DESCRIPTION OF THE DRAWINGS

The disclosed embodiments will be better understood from a reading of the following detailed description, taken in conjunction with the accompanying figures in the drawings in which:

FIGs. 1A, 1B, and 1C are plan, cross-sectional, and detail views, respectively, of an integrated circuit package that is marked according to existing techniques;

FIGs. 2A, 2B, and 2C are plan, cross-sectional, and detail views, respectively, of an integrated circuit package according to an embodiment of the invention;

FIG. 3 is a side elevational view of a device capable of providing coaxial illumination of a mark according to an embodiment of the invention;

30

FIGs. 4A, 4B, and 4C are, respectively, plan, cross-sectional, and detail views of an integrated circuit package according to another embodiment of the invention; and

FIG. 5 is a flowchart illustrating a method of forming a security feature on an integrated circuit package according to an embodiment of the invention.

For simplicity and clarity of illustration, the drawing figures illustrate the general manner of construction, and descriptions and details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the discussion of the described embodiments of the invention. Additionally, elements in the drawing figures are not necessarily drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help improve understanding of embodiments of the present invention. The same reference numerals in different figures denote the same elements, while similar reference numerals may, but do not necessarily, denote similar elements.

The terms “first,” “second,” “third,” “fourth,” and the like in the description and in the claims, if any, are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in sequences other than those illustrated or otherwise described herein. Similarly, if a method is described herein as comprising a series of steps, the order of such steps as presented herein is not necessarily the only order in which such steps may be performed, and certain of the stated steps may possibly be omitted and/or certain other steps not described herein may possibly be added to the method. Furthermore, the terms “comprise,” “include,” “have,” and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements is not necessarily limited to those elements, but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.

The terms “left,” “right,” “front,” “back,” “top,” “bottom,” “over,” “under,” and the like in the description and in the claims, if any, are used for descriptive purposes and not necessarily for describing permanent relative positions. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in other orientations than those illustrated or otherwise described herein. The term “coupled,” as used herein, is defined as directly or indirectly connected in an electrical or non-electrical manner. Objects described herein as being “adjacent to” each other may be in physical contact with each other, in close proximity to each other, or in the same general region or area as each other, as appropriate for the context in which the phrase is used.

Occurrences of the phrase “in one embodiment” herein do not necessarily all refer to the same embodiment.

DETAILED DESCRIPTION OF THE DRAWINGS

5 In one embodiment of the invention, an integrated circuit package comprises a package substrate, an electrically insulating material adjacent to the package substrate, and a mark on the electrically insulating material. The mark is such that a visual contrast between the mark and the electrically insulating material is maximized when the mark and the electrically insulating material are exposed to coaxial illumination. In one embodiment
10 a solder resist material over the package substrate has a first surface roughness and a mark on the solder resist material has a second surface roughness that is no more than approximately twenty times greater than the first surface roughness.

Embodiments of the invention involve or enable the creation of a mark that is visible only under specialized lighting conditions, thus adding an additional layer of
15 security not available with existing IC package security markings. As an example, and as further discussed below, embodiments of the invention involve marks that are not visible under ambient lighting conditions but are visible under “bright field” or coaxial illumination. Such marks cannot be made with conventional laser marking tools (e.g., infrared lasers or green lasers) commonly used in the packaging industry or with
20 alternative schemes such as ink-jet printing. Accordingly, such marks may be useful in the detection and deterrence of counterfeiting and may be used to provide a robust method for detection of pirated parts. (It should be noted that the terms “infrared” or “IR” (laser wavelength greater than 760 nanometers (nm)), “green” (laser wavelength approximately 532 nm), and “ultraviolet” or “UV” (laser wavelength less than 400 nm) and the like are
25 used herein to mean lasers of characteristic wavelength, which is inversely proportional to photon energy.)

Referring now to the drawings, FIGs. 1A, 1B, and 1C are, respectively, plan, cross-sectional, and detail views of an integrated circuit package 100 that is marked according to existing techniques, and FIGs. 2A, 2B, and 2C are, respectively, plan, cross-sectional, and
30 detail views of an integrated circuit package 200 according to an embodiment of the invention. FIG. 1B is taken at a line B-B as indicated in FIG. 1A. Similarly, FIG. 2B is taken at a line B-B as indicated in FIG. 2A. Furthermore, FIG. 1C depicts on an enlarged

scale a portion 101 indicated in FIG. 1B, while FIG. 2C depicts on an enlarged scale a portion 201 indicated in FIG. 2B.

As illustrated in FIGs. 1A-1C, integrated circuit package 100 comprises a package substrate 110, an electrically insulating material 120 adjacent to package substrate 110, and a mark 130 on electrically insulating material 120. (The content of mark 130, as is the case with the content of all of the marks described herein, has been chosen for its ability to portray for illustrative purposes certain physical characteristics of the mark and does not necessarily approximate the appearance of a mark that would be created on an actual product.) A die 140 sits on or is located above electrically insulating material 120.

In the illustrated embodiment, mark 130 is created using a green laser marking tool, so called because it operates at wavelengths near the center of the visible spectrum (i.e., producing green light). Green lasers and the other lasers and marking tools using thermally-driven ablation techniques remove material in explosive fashion, creating marks having a surface roughness greatly changed from the original surface roughness of the material. This change in surface roughness is one mechanism by which a contrast is produced between the mark and the surrounding surface, which contrast is essential in order for a mark to be visible. (It should be noted that the terms “visible,” “visual,” and the like are used herein to mean “perceptible to the human eye.”)

As illustrated, mark 130 has been carved out of electrically insulating material 120 to a depth 135, which typically ranges between 4 μm and 16 μm . Green laser marking tools and the other marking tools are not precise enough to carve out a mark of lesser or more controlled depth on integrated circuit packages or other electronic packages. It should be noted that future technology generations will likely have electrically insulating layers that are less than 16 microns thick due to assembly dimensionality constraints.

A surface roughness of mark 130 is approximately 100 or more times greater than a surface roughness of electrically insulating material 120. (It should be noted at this point that all surface roughness values given herein correspond to the R_a metric.) A typical value for the surface roughness of electrically insulating material 120 might be between approximately 15 and approximately 55 nm, while a typical surface roughness for mark 130 might be approximately 5-8 micrometers (hereinafter “microns” or “ μm ”). As mentioned, differences in surface roughness of this magnitude create contrast with background surfaces through the differential scattering of light that in turn allows mark 130 to be visible.

Referring now to FIGs. 2A-2C, integrated circuit package 200 comprises a package substrate 210, an electrically insulating material 220 adjacent to package substrate 210, and a mark 230 on electrically insulating material 220. In one embodiment, electrically insulating material 220 is a solder resist material, a die attach film, or the like. A die 240
5 sits on or is located above electrically insulating material 220.

As known in the art, solder resist must have well-defined thermal properties, respond appropriately to the application of solder, have electrical insulating properties, and conform to other requirements that, like those mentioned, are required for its performance as part of an integrated circuit package. Because any change made to the solder resist
10 material (as, for example, the introduction of a color-changing additive or the like) would likely have negative or unintended consequences for other parts of the integrated circuit package, circuit design rules do not permit such changes and, therefore, visibility of any marks on the solder resist must be created or achieved through other means.

In the illustrated embodiment, mark 230 is created using a UV laser. UV lasers can
15 perform non-thermal or “cold” ablation on a variety of materials including solder resist material, die attach film, and other polymer-based surfaces. It should be noted that the wavelengths and materials mentioned are being used here in an illustrative sense; other wavelengths and other materials may also suffice to create a mark such as is described herein.

One of the definitions of so-called “cold” ablation is a material removal process
20 that involves an orderly breaking of C-C and C-H chemical bonds by the “photo-chemical dissociation” mechanism that has ablation depth much more controllable than the explosive or evaporative displacement of material characterizing thermal ablation and thus is capable of producing marks that are very smooth, i.e., marks that have surface
25 roughnesses close to that of the material in which they are made, and that do not change the inherent color of the material surface freshly exposed after ablation. Because of this, such marks are characterized by a lack of contrast or by a very small contrast between the mark and the surrounding surface, and are thus invisible or are difficult to see under normal lightning conditions (defined herein as lighting conditions in which the light
30 striking an object does so at multiple different angles).

In the illustrated embodiment, mark 230 comprises a concave feature in electrically insulating material 220 that has been carved out of the electrically insulating material to a depth 235, which may typically be no greater than 5 μm , a depth well-suited for the

thinner (sub-16 μm) electrically insulating layers of future technology generations. A depth of 5 μm , furthermore, is sufficient to ensure that the mark is permanent, i.e., that it can survive post-assembly conditions. A surface roughness of mark 230 is no more than approximately 20 times greater than a surface roughness of electrically insulating material 220 and in some embodiments may be no more than 4 or 5 times greater than the surface roughness of electrically insulating material 220. In at least one embodiment, the surface roughness of electrically insulating material 220 is no greater than an average wavelength of visible light, which is taken herein to be 550 nanometers. A typical value for the surface roughness of electrically insulating material 220 might be between approximately 15 nm and approximately 55 nm, while a typical surface roughness for mark 230 might be between approximately 60 nm and approximately 1 μm . As mentioned, differences in surface roughness of this magnitude create very little contrast, meaning that mark 230 is invisible or very hard to see under normal lighting conditions. If mark 230 has a surface roughness below approximately 300 nm, for example, and is made in a typical solder resist having a surface roughness of approximately 30 nm, for example, it is expected to be near-invisible to the naked eye under normal lighting conditions.

If mark 230 were invisible or difficult to detect under all lighting conditions it likely would have limited usefulness as a security feature. There are, however, lighting conditions under which mark 230 may easily be detected, as will be explained immediately below, thus further increasing its usefulness as a security feature because, for example, this characteristic acts as an additional barrier to counterfeiting. It is a characteristic of mark 230 that a visual contrast between the mark and electrically insulating material 220 is maximized when the mark and the electrically insulating material are exposed to coaxial illumination (see below). This characteristic may be achieved, for example, by creating surface roughnesses for the mark and the electrically insulating material that are in the ratios or ranges discussed above. Note that in this embodiment it is a physical property of the mark (its surface roughness compared with that of its background) that maximizes the visual contrast under coaxial illumination, even though it may be true that the described result of this physical property is only detectable through an act of observation.

Coaxial illumination, sometimes referred to as bright field illumination, is a lighting condition in which an object is illuminated from precisely the direction of the imaging lens (e.g., the same direction from which the object is viewed). In practice this

may require a specialized viewing device, as will be further discussed below in connection with FIG. 3. As an example, coaxial illumination may be useful for the detection of smooth features on flat or nearly flat surfaces, i.e., just the sort of features created on electrically insulating material such as solder resist by a UV laser.

5 FIG. 3 is a side elevational view of a device 300 capable of providing coaxial illumination of mark 230. It should be understood that the FIG. 3 illustration is an example of just one device or lighting arrangement out of many that may be suitable for providing coaxial illumination of mark 230.

 As illustrated in FIG. 3, device 300 comprises a housing 311 containing a mirror
10 321 arranged at approximately a 45 degree angle with respect to the sidewalls of housing 311. Mirror 321 reflects only part of the light incident upon it, letting some of the incident light through. When a light source 331 is made to shine into housing 311 and onto mirror 321, the mirror directs some of that light onto mark 230 in a direction indicated by an arrow 341. Light reflecting off mark 230 in a direction opposing arrow 341 may then be
15 viewed from above housing 311 by looking in the direction of arrow 341.

 It was mentioned above that the characteristics limiting the visibility of mark 230 to coaxial illumination conditions represent an additional layer of security of the mark. In many situations this additional layer of security is a desirable feature but in some situations, such as where a coaxial illumination device is not available, it may be
20 unwelcome. Accordingly, in some embodiments of the invention, a mark may be created with a UV laser as described above but modified so as to artificially provide enhanced contrast with the surface in which the mark is created sufficient to enable the mark to be seen under normal lighting conditions. Such modifications are described with reference to FIGs. 4A, 4B, and 4C, which are, respectively, plan, cross-sectional, and detail views of
25 an integrated circuit package 400 according to an embodiment of the invention. FIG. 4B is taken at a line B-B as indicated in FIG. 4A. FIG. 4C depicts on an enlarged scale a portion 401 indicated in FIG. 4B.

 As illustrated in FIGs. 4A-4C, integrated circuit package 400 comprises a package substrate 410, an electrically insulating material 420 adjacent to package substrate 410,
30 and a mark 430 on electrically insulating material 420. In one embodiment, electrically insulating material 420 is a solder resist material, a die attach film, or the like. A die 440 sits on or is located above electrically insulating material 420.

In the illustrated embodiment, mark 430 is created using a UV laser and comprises a concave feature in electrically insulating material 420 that has been carved out of the electrically insulating material to a depth 435, which, like depth 235 (FIG. 2B), may typically be no greater than 5 μm . A surface roughness of mark 430 is no more than
5 approximately 20 times greater than a surface roughness of electrically insulating material 420 and in some embodiments may be no more than 4 or 5 times greater than the surface roughness of electrically insulating material 420. In at least one embodiment, the surface roughness of electrically insulating material 420 is no greater than an average wavelength of visible light (taken herein to be 550 nanometers, as first mentioned above). Typical
10 values for the surface roughnesses of electrically insulating material 420 and of mark 430 can be similar to those described above for electrically insulating material 220 and mark 230. As mentioned before, differences in surface roughness of such magnitudes create very little contrast, meaning that, as for mark 230, mark 430 would be invisible or very hard to see under normal lighting conditions. However, as stated above, mark 430 has
15 been modified such that it is visible under normal lighting conditions, as will now be explained with particular reference to FIG. 4C.

Portion 401 of integrated circuit package 400 comprises concave portions 431, 432, and 433. (Three concave portions are shown for illustrative purposes. Various embodiments of the invention could alternatively contain more or fewer concave
20 portions.) Adjacent pairs of these concave portions, i.e., the pair including concave portions 431 and 432 and the pair including concave portions 432 and 433, are separated from each other by no more than approximately 5 μm . In some embodiments the adjacent pairs actually overlap. In other words, mark 430 is made up of a plurality of features (i.e., the concave portions just discussed) having the property that adjacent ones of the plurality
25 of features are separated from each other by no more than approximately 5 μm . Each of concave portions 431, 432, and 433 are, in the illustrated embodiment, created using a UV laser in the manner described above in connection with FIGs. 2A, 2B, and 2C and are thus each themselves a mark in their own right having the characteristics of mark 230. Among
30 other things, this means that the individual concave portions cannot be seen by themselves under normal lighting conditions. However, the placement of multiple concave portions in close proximity in the manner described artificially creates contrast with electrically insulating material 420 sufficient to enable mark 430 to be visible under normal lighting conditions.

FIG. 5 is a flowchart illustrating a method 500 of forming a security feature on an integrated circuit package according to an embodiment of the invention. As an example, method 500 may result in the formation of a mark that is similar to mark 230 that is first shown in FIGs. 2A-2C. As another example, method 500 may result in the formation of a mark that is similar to mark 430 that is shown in FIGs. 4A-4C.

A step 510 of method 500 is to identify a marking surface of the integrated circuit package. As an example, the integrated circuit package can be similar to integrated circuit package 200 or to integrated circuit package 400 that are shown, respectively, in FIGs. 2A-2C and FIGs. 4A-4C. As another example, the marking surface can be a portion of an electrically insulating material that forms a part of the integrated circuit package such as the portions shown in FIGs. 2A-2C and FIGs. 4A-4C. Accordingly, in one embodiment, the marking surface comprises a solder resist. In the same or another embodiment, step 510 comprises selecting as the marking surface a portion of the integrated circuit package having a first surface roughness no greater than 550 nanometers.

A step 520 of method 500 is to remove a portion of the marking surface, wherein the portion of the marking surface that is removed constitutes the security feature and wherein a visual contrast between the security feature and the marking surface is maximized when the security feature and the marking surface are exposed to coaxial illumination.

In one embodiment, step 520 comprises ablating the marking surface using a UV laser. In a particular embodiment the UV laser is operated at a wavelength of 355 nanometers. In a particular embodiment, step 520 comprises ablating the marking surface to a depth of no greater than five microns. In one embodiment, the performance of step 520 gives the security feature a second surface roughness that is no more than twenty times greater than the first surface roughness. In a particular embodiment, the second surface roughness is between five and ten times greater than the first surface roughness.

In one or more embodiments, step 520 comprises removing a plurality of sections of the marking surface in such a way that adjacent ones of the plurality of sections are separated from each other by no more than approximately 5 μm .

Although the invention has been described with reference to specific embodiments, it will be understood by those skilled in the art that various changes may be made without departing from the spirit or scope of the invention. Accordingly, the disclosure of embodiments of the invention is intended to be illustrative of the scope of the invention

and is not intended to be limiting. It is intended that the scope of the invention shall be limited only to the extent required by the appended claims. For example, to one of ordinary skill in the art, it will be readily apparent that the integrated circuit packages and the related structures and methods discussed herein may be implemented in a variety of
5 embodiments, and that the foregoing discussion of certain of these embodiments does not necessarily represent a complete description of all possible embodiments.

Additionally, benefits, other advantages, and solutions to problems have been described with regard to specific embodiments. The benefits, advantages, solutions to problems, and any element or elements that may cause any benefit, advantage, or solution
10 to occur or become more pronounced, however, are not to be construed as critical, required, or essential features or elements of any or all of the claims.

Moreover, embodiments and limitations disclosed herein are not dedicated to the public under the doctrine of dedication if the embodiments and/or limitations: (1) are not expressly claimed in the claims; and (2) are or are potentially equivalents of express
15 elements and/or limitations in the claims under the doctrine of equivalents.

CLAIMS

What is claimed is:

1. An integrated circuit package comprising:
5 a package substrate;
 an electrically insulating material adjacent to the package substrate; and
 a mark on the electrically insulating material, wherein the mark is such that a
visual contrast between the mark and the electrically insulating material is maximized
when the mark and the electrically insulating material are exposed to coaxial illumination.
10
2. The integrated circuit package of claim 1 wherein:
 the electrically insulating material comprises a solder resist.
3. The integrated circuit package of claim 1 wherein:
15 the mark comprises a concave feature in the electrically insulating material.
4. The integrated circuit package of claim 3 wherein:
 the concave feature has a depth that is no greater than five microns.
5. An integrated circuit package comprising:
20 a package substrate;
 a solder resist material over the package substrate, the solder resist material having
a first surface roughness; and
 a mark on the solder resist material, the mark having a second surface roughness,
wherein the second surface roughness is no more than twenty times greater than the first
25 surface roughness.
6. The integrated circuit package of claim 5 wherein:
 the second surface roughness is between four and ten times greater than the first
surface roughness.
30
7. The integrated circuit package of claim 5 wherein:
 the first surface roughness is no greater than 550 nanometers.

8. The integrated circuit package of claim 7 wherein:
the second surface roughness is less than 300 nanometers.
9. The integrated circuit package of claim 5 wherein:
5 the mark comprises a concave feature in the solder resist material.
10. The integrated circuit package of claim 9 wherein:
the concave feature has a depth that is no greater than five microns.
- 10 11. The integrated circuit package of claim 5 wherein:
the mark comprises a plurality of features, wherein adjacent ones of the plurality of
features are separated from each other by no more than 5 microns.
12. A method of forming a security feature on an integrated circuit package, the
15 method comprising:
identifying a marking surface of the integrated circuit package; and
removing a portion of the marking surface;
wherein:
the portion of the marking surface that is removed constitutes the security
20 feature; and
a visual contrast between the security feature and the marking surface is
maximized when the security feature and the marking surface are exposed to coaxial
illumination.
- 25 13. The method of claim 12 wherein:
the marking surface comprises a solder resist.
14. The method of claim 12 wherein:
removing the portion of the marking surface comprises ablating the marking
30 surface using a UV laser.
15. The method of claim 14 wherein:

removing the portion of the marking surface comprises ablating the marking surface to a depth of no greater than five microns.

16. The method of claim 14 further comprising:

5 operating the UV laser at a wavelength less than 400 nanometers or at a photon energy greater than 3 eV.

17. The method of claim 12 wherein:

10 identifying the marking surface comprises selecting as the marking surface a portion of the integrated circuit package having a first surface roughness no greater than 550 nanometers.

18. The method of claim 17 wherein:




15 removing the portion of the marking surface gives the security feature a second surface roughness that is no more than twenty times greater than the first surface roughness.

19. The method of claim 18 wherein:

20 the second surface roughness is between five and ten times greater than the first surface roughness.

20. The method of claim 12 wherein:

25 removing the portion of the marking surface comprises removing a plurality of sections of the marking surface in such a way that adjacent ones of the plurality of sections are separated from each other by no more than 5 microns.






FIG. 2A




FIG. 2B




FIG. 2C




FIG. 3




FIG. 5




FIG. 4A




FIG. 4B




FIG. 4C

A. CLASSIFICATION OF SUBJECT MATTER***H01L 23/544(2006.01)i***

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 23/544; B32B 3/24; H05K 1/09; B29C 35/08; H01L 21/00; H01L 21/44

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: IC, mark

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 7157131 B1 (RICHARD C. BLISH, II et al.) 02 January 2007 See the abstract	1-20
A	US 7094618 B2 (WILLIAM D. TANDY et al.) 22 August 2006 See the abstract	1-20
A	US 2003-0132025 A1 (YOSHINORI WAKIHARA et al.) 17 July 2003 See the abstract	1-20



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

20 OCTOBER 2010 (20.10.2010)

Date of mailing of the international search report

20 OCTOBER 2010 (20.10.2010)

Name and mailing address of the ISA/KR


Korean Intellectual Property Office
Government Complex-Daejeon, 139 Seonsa-ro, Seo-gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

KWON, Yongkyong

Telephone No. 82-42-481-5800



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2010/029691

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 7157131 B1	02.01.2007	None	
US 7094618 B2	22.08.2006	US 2002-0096491 A1	25.07.2002
		US 2002-0098608 A1	25.07.2002
		US 2003-0003688 A1	02.01.2003
		US 2004-0161876 A1	19.08.2004
		US 2006-0079011 A1	13.04.2006
		US 6524881 B1	25.02.2003
		US 6692978 B2	17.02.2004
		US 6734032 B2	11.05.2004
		US 7238543 B2	03.07.2007
US 2003-0132025 A1	17.07.2003	CN 100435605 C	19.11.2008
		CN 1245008 A0	16.02.2000
		CN 1265691 C0	19.07.2006
		CN 1630459 A	22.06.2005
		CN 1630459 C0	19.11.2008
		EP 0952762 A1	27.10.1999
		EP 0952762 A4	31.08.2005
		EP 1921902 A2	14.05.2008
		EP 1921902 A3	25.03.2009
		JP 10-190224 A	21.07.1998
		JP 10-215060 A	11.08.1998
		JP 10-242638 A	11.09.1998
		JP 10-242639 A	11.09.1998
		JP 2003-060342 A	28.02.2003
		JP 2007-227959 A	06.09.2007
		KR 10-2000-0057687 A	25.09.2000
		US 2006-0032668 A1	16.02.2006
		US 2007-0051694 A1	08.03.2007
		US 2007-0051695 A1	08.03.2007
		US 2007-0056767 A1	15.03.2007
		US 2007-0056924 A1	15.03.2007
		US 2007-0062724 A1	22.03.2007
		US 2007-0062728 A1	22.03.2007
		US 2007-0062729 A1	22.03.2007
		US 6835895 B1	28.12.2004
		US 6930255 B2	16.08.2005
		US 7361849 B2	22.04.2008
		US 7371976 B2	13.05.2008
		US 7385146 B2	10.06.2008
		US 7388159 B2	17.06.2008
		US 7449791 B2	11.11.2008
		US 7585541 B2	08.09.2009
		US 7615162 B2	10.11.2009
		US 7712212 B2	11.05.2010
		W0 98-27798 A1	25.06.1998