




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification⁴ : H02M 3/335</p>	<p>A1</p>	<p>(11) International Publication Number: WO 89/ 07363 (43) International Publication Date: 10 August 1989 (10.08.89)</p>
<p>(21) International Application Number: PCT/US88/04644 (22) International Filing Date: 27 December 1988 (27.12.88) (31) Priority Application Number: 148,945 (32) Priority Date: 27 January 1988 (27.01.88) (33) Priority Country: US (71) Applicant: ELECTRIC POWER RESEARCH INSTITUTE, INC. [US/US]; 3412 Hillview Avenue, Post Office Box 10412, Palo Alto, CA 94303 (US). (72) Inventors: LIMUTI, Donald ; 109 Lake Street South #4, Kirkland, WA 98033 (US). ROSS, James, M. ; 9827 NE 204 Place, Bothell, WA 98011 (US).</p>		<p>(74) Agent: HINSON, James, B.; Suite 222-B, 3126 Milton Road, Charlotte, NC 28215 (US). (81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent), SU. Published <i>With international search report.</i></p>

(54) Title: DC TO DC CONVERTER WITH FEED FORWARD AND FEED BACK REGULATION

(57) Abstract

The invention provides a DC to DC converter capable of operating from a power source whose output voltage may change over a 10 to 1 range. A switching transistor (52) is used to convert the DC input voltage into a pulsed voltage. Feed forward control techniques are used to rapidly compensate for changes in the amplitude of the input voltage. Feed back techniques are used to maintain the output voltage at the desired value. Isolation between the input and output is provided using a transformer (50) to couple the switching circuits to a rectifier (92) and filter (94, 95) which produces the output voltage. A fiber optic link (153) provides isolation for the feed back signal.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT Austria	FR France	ML Mali
AU Australia	GA Gabon	MR Mauritania
BB Barbados	GB United Kingdom	MW Malawi
BE Belgium	HU Hungary	NL Netherlands
BG Bulgaria	IT Italy	NO Norway
BJ Benin	JP Japan	RO Romania
BR Brazil	KP Democratic People's Republic of Korea	SD Sudan
CF Central African Republic	KR Republic of Korea	SE Sweden
CG Congo	LI Liechtenstein	SN Senegal
CH Switzerland	LK Sri Lanka	SU Soviet Union
CM Cameroon	LU Luxembourg	TD Chad
DE Germany, Federal Republic of	MC Monaco	TG Togo
DK Denmark	MG Madagascar	US United States of America
FI Finland		

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38

1

DC TO DC CONVERTER WITH FEED FORWARD AND FEED BACK REGULATION

SPECIFICATION

BACKGROUND OF THE INVENTION

Field of the Invention

The invention relates to electronic circuitry and more specifically to electronic circuitry for converting a variable DC voltage into a substantially constant DC voltage.

Summary Of The Prior Art

Electronic circuits for converting a first DC voltage into a second DC voltage are well known in the prior art. Typically these circuits utilize an electronic regulator in which the amplitude of the output voltage was sampled and fed back to the regulator to control the output voltage to the desired value. While these performed the desired function, they were typically relatively slow in responding to changes in the amplitude of the input voltage. This characteristic was due to delays in the feedback circuits which typically range from 1 msec to 500 msec.

1 2

2

3 Summary Of The Invention

4

5 The DC to DC converter which is the subject matter of
6 this invention provides an improved DC to DC converter
7 for use in environments where the input voltage changes
8 substantially over a short time interval.
9 Specifically, the DC to DC converter comprising the
10 preferred embodiment of the invention was designed to
11 operate from an input voltage source whose amplitude
12 could vary between approximately 60 and 600 volts DC to
13 produce a substantially constant output voltage of
14 approximately 40 volts. The overshoot of the output
15 voltage resulting from a change in the input is reduced
16 by a factor of at least 10 as compared to prior art DC
17 to DC converters by using both feed forward and feed
18 back techniques. Additionally, the output of the DC to
19 DC converter is electrically isolated from the input
20 up to approximately 10,000 volts. DC to DC converters
21 having these features are not believed to be available
22 in the prior art.

23

24 DESCRIPTION OF THE DRAWINGS

25

26 Figure 1 is a functional block diagram of the invention.

27

28 Figures 2, 3, and 4 taken collectively comprise a
29 detailed schematic diagram of the experimental model of
30 the invention.

31

32 DETAILED DESCRIPTION

33

34 Figure 1 is a generalized, functional, block diagram of
35 the DC to DC converter comprising the preferred
36 embodiment of the invention. Operating power is
37 supplied to the DC to DC converter by respectively
38 coupling the positive and negative output terminals of

1

3

2 the power source (not illustrated) to the positive and
3 negative input terminals, 10 and 12, of the DC to DC
4 converter.

5

6 A switch 13 is series coupled with the primary winding
7 15 of an isolation transformer to the input terminals,
8 10 and 12, of the DC to DC converter. Switch 13 is
9 controlled (turned on and off) by a pulse width
10 modulated signal generated by a modulation generator 31
11 to produce a pulse width modulated voltage at the
12 terminals of the primary winding 15 of the transformer.
13 The current associated with this pulse width modulated
14 voltage will depend on operating conditions.

15

16 A pulse width modulated voltage is produced at the
17 terminals of the secondary winding 19 of the isolation
18 transformer. This voltage is coupled to the input
19 terminals of a rectifier and filter circuit 21 to
20 produce the DC output voltage of the DC to DC converter.
21 Feedback to the input of the modulation generator 31
22 is provided by a feedback signal generator 25.

23

24 During abnormal operating conditions, signals generated
25 by the secondary control circuitry 33 inhibits the
26 modulation generator 31 and the switch driver 23 to
27 turn off or hold off the switch 13 until conditions
28 stabilize sufficiently to permit normal operation.

29

30 Electrical isolation between the feedback signal
31 generator 25 and the modulation generator 31 is
32 provided by an optical link 27. Feed forward control is
33 provided to rapidly compensate for changes in the output
34 voltage of the power source providing power to the DC to
35 DC converter by coupling the voltage present at the
36 input terminals of the DC to DC converter to the

37

38

1
2 modulation generator 31. Modulation generator 31
3 responds very rapidly to compensate for changes in the
4 input voltage, as subsequently described in detail.

5

6

7 More specifically, in response to the above described
8 signals, the modulation generator 31 generates a pulse
9 width modulated reference signal which turns switch 13
10 on and off. This provides both feed forward and feed
11 back control signals to rapidly compensate for changes
12 in operating conditions and maintain the output voltage
13 at the desired value.

14

15 During normal operation, the duration of the on time of
16 the switch 13 associated with each pulse of this signal
17 changes inversely with respect to both the input voltage
18 and the output voltage of the DC to DC converter to
19 maintain the output voltage at the desired value.
20 Secondary control circuitry 33 generates signals which
21 interact with the modulation generator 31 and the
22 switch driver 23 to provide a soft start when the
23 operating power supply is turned on, to turn the DC to
24 DC converter off when the output voltage of the power
25 source is not sufficient to maintain the output voltage
26 of the DC to DC converter at the desired value and to
27 turn the switch 13 off when the instantaneous current
28 flowing through this switch exceeds a preselected value.
29 The operation of the DC to DC converter is more
30 specifically described below with reference to Figure 2,
31 3 and 4 which collectively comprise a detailed schematic
32 diagram of the invention.

33

34 A detailed, schematic diagram of the experimental model
35 of the invention is provided by the combination of
36 Figures 2, 3, and 4. The operation of the circuitry

37

38

1

5

2 comprising the preferred embodiment of the invention
3 will be described with reference to these three
4 schematic diagrams.

5

6 More specifically, the positive and negative input
7 terminals of the voltage source to be used to supply
8 electrical power to the DC to DC converter are
9 respectively coupled to the input terminals, 10 and 12,
10 of the DC to DC converter. As previously discussed, the
11 output voltage of the power source may vary over
12 approximately a 10 to 1 range. In the experimental model
13 this range was 60 to 600 volts DC. This varying DC
14 voltage is also utilized as the power source to generate
15 voltage sources supplying operating power to the
16 control circuits of the DC to DC converter.

17

18 Operating voltages for the low power portions of the
19 control circuits are generated utilizing a constant
20 current source. The constant current is approximately
21 12 milliamperes and is available at the output of current
22 sense resistor 20 (Figure 2). More specifically, the
23 drain terminal of a MOS transistor 16 is coupled to the
24 positive input terminal 10 of the DC to DC converter.
25 The source terminal of the MOS transistor 16 is coupled
26 to the ground terminal 18 of the circuit through the
27 series combination of current sense resistor 20 and the
28 parallel combination of a zener diode 22 and capacitors
29 24-28. A portion of the 12 milliamperes of current
30 available at the source of the MOS transistor 16 flows
31 through the zener diode 22 to produce +12 volts which
32 is used as a power supply for portions of the DC to DC
33 converter. Capacitors 24, 26 and 28, comprise a filter
34 for the +12 volt DC source.

35

36 A positive voltage is produced at the gate of the MOS
37 transistor 16 by a circuit consisting of the series
38 combination of a resistor 32 and a zener diode 34

1

6

2 coupled between the positive input terminal 10 of the DC
3 to DC converter and the positive terminal of the +12
4 volt voltage source, previously discussed. Negative
5 feedback is provided by current sense resistor 20 to
6 maintain the current through the MOS transistor 16
7 substantially constant at a value primarily determined
8 by the voltage across the zener diode 34 and the value
9 of current sense resistor 20. As previously discussed,
10 these components are selected to produce a source
11 current of approximately twelve milliamperes.
12 Additionally, another zener diode 36 in combination with
13 a filter capacitor 38 limits the source to gate voltage
14 of the MOS transistor 16 to a safe value and provides
15 filtering to maintain the gate to source voltage
16 substantially constant.

17

18 In order to assure the proper operation of the DC to DC
19 converter, it is necessary to provide an orderly shut
20 down sequence when the DC input voltage from the power
21 source decreases below a predetermined lower limit. A
22 low voltage shutdown reference signal V1, utilized to
23 initiate the low voltage shut down process is provided
24 by the series combination of resistors 40, 42, and 44.
25 The low voltage shut down reference signal, V1, is
26 available at the common terminal of resistors 42 and 44,
27 with the amplitude of this signal limited by a zener
28 diode 46 connected in parallel with resistor 44.

29

30 A switching modulator is utilized to produce a pulsed
31 electrical signal which is rectified and filtered to
32 produce the desired output voltage. More specifically,
33 the primary of a transformer 50 (Figure 3) is coupled
34 through a MOS switching transistor 52 and a current
35 sensing resistor 54 to the input terminals, 10 and 12,
36 of the DC to DC converter. MOS switching transistor 52
37 is driven by an appropriate pulse width modulated signal

38

1

7

2 coupled to its gate terminal 56 to produce the desired
3 DC voltage at the output of the DC to DC converter, as
4 more specifically described below.

5

6 When the pulse width modulated signal at the gate
7 terminal of the MOS switching transistor 52 has a
8 sufficiently high positive value with respect to the
9 source terminal, this transistor turns on permitting
10 current to flow from the negative input terminal 12 of
11 the DC to DC converter, through the MOS switching
12 transistor 52, through current sensing resistor 54 and
13 through the primary winding of transformer 50 to the
14 positive input terminal 10. Transistor 52 is turned off
15 by sufficiently reducing the amplitude of this pulse
16 width modulated signal. As MOS transistor 52 turns
17 off, the current flowing in the primary winding of
18 transformer 50 decreases inducing a voltage in the
19 this winding which forward biases a conventional diode
20 56. As the current flow through switching transistor 52
21 is turned on and off, a pulsed voltage necessary to
22 produce the required DC output voltage is induced in the
23 secondary winding of isolation transformer 50.

24

25 Diode 56 is coupled to the second terminal of the
26 primary of transformer 50 by a 150 volt zener diode 58
27 in parallel with a filtering circuit comprising a
28 capacitor 60 in series with a resistor 62. This forms
29 a conventional snubber circuit to control the amplitude
30 of voltage transients generated at the terminals of
31 the primary winding of the transformer 50 as the current
32 through this winding decreases.

33

34 The pulse width modulated signal required to drive the
35 MOS switching transistor 52 is produced by a totem pole
36 amplifier circuit comprising two MOS transistors, 64
37 and 66. In the experimental model, the switching rate
38 of the MOS switching transistor 52 was in the

1
2 neighborhood of 25 kilohertz. This required precautions
3 to be taken to reduce noise generated by high frequency
4 switching transients. As a noise reduction measure, the
5 output of the totem pole amplifier circuit is coupled to
6 the gate of the MOS switching transistor 52 by a
7 coaxial cable 68.

8
9 In order to limit cross conduction currents for the
10 totem pole amplifier circuit, the drain terminals of
11 transistors 64 and 66 are connected together through a
12 resistor 72. Clamping diodes, 74 and 76, respectively
13 limit the positive and negative transitions of the
14 output signal of the totem pole amplifier to
15 approximately zero and +12 volts DC. A suitable drive
16 signal is provided to the commonly connected gate
17 terminals of the MOS transistors, 64 and 66, comprising
18 the totem pole amplifier by the combination of four
19 parallel connected buffer amplifiers, 80 through 86.
20 Connecting substantially identical buffer amplifiers in
21 parallel was found to be a convenient technique for
22 supplying sufficient current to drive the totem pole
23 amplifier circuit at a relatively high switching rate.
24 This current is needed because the input to this
25 amplifier is capacitive, thus requiring considerable
26 current to drive this circuit at the switching rates
27 utilized.

28
29 Drive to the parallel connected buffer amplifiers 80-86
30 is provided by a pulsed signal available at the Q
31 output terminal of an on-time latch circuit 90 (Figure
32 3). More specifically, the signal at the Q output
33 terminal of the on-time latch circuit 90 is amplified by
34 buffers 80 through 86 to produce a signal having
35 sufficient amplitude and energy to drive the MOS
36 switching transistor 52 at the required rate. Suitable
37 signals for controlling the on time latch 90 are
38 generated by circuitry responsive to the voltages

1

9

2 present at the input terminals, 10 and 12, the output
3 terminals, 96 and 98, of the DC to DC converter and the
4 current flowing through the MOS switching transistor 52.
5 Generation of these control signals and operation of the
6 other circuitry comprising the DC to DC converter are
7 further described below.

8

9 To produce the desired DC output voltage, the pulsed
10 voltage available at the terminals of the secondary
11 winding of the transformer 50 is rectified by a
12 conventional diode 92 and filtered. Filtering is
13 provided by an inductor 94 which is series coupled with
14 a filter capacitor 95 between the rectifier diode 92 and
15 the output ground terminal 94. Operation of the DC to
16 DC converter under low output current conditions is
17 improved by resistor 100 coupled between the output
18 terminals, 96 and 98, to provide a minimum load. A
19 transistor 102 further limits transients which might
20 appear across the output terminals of the DC to DC
21 converter. Electrical isolation between the MOS
22 switching transistor 52 and output terminals is provided
23 by the transformer 50 and thus it must be insulated
24 between its primary and secondary windings to withstand
25 the voltages which may appear between the voltage source
26 providing the input power and the source utilizing the
27 output voltage. Isolation of the circuits which
28 generates the voltage feed back signal is also required.
29 Circuitry performing this isolation function is
30 subsequently described. Also the transformer 50 should
31 be designed to operate efficiently under the high speed
32 switching conditions described above.

33

34 The positive output terminal 96 of the DC to DC
35 converter is coupled to ground by two series connected
36 resistors 104 and 106. A conventional voltage regulator
37 module 108 is also coupled between the positive output
38 terminal 96 and the ground output terminal 98 to produce

1
2 an isolated source of +15 volts. Operating output
3 voltage for the voltage regulator module 108 is set by
4 a series resistor divider network comprising two
5 resistors 110 and 112. Filtering for the +15 volt
6 supply is provided by a filter capacitor 114.

7
8 A feed back reference signal having a predetermined
9 relationship to the output voltage of the DC to DC
10 converter is available at the common terminal of a
11 series resistor divider network comprising resistors 104
12 and 106. This feed back reference signal is coupled to
13 the positive input of an operational amplifier 120.
14 Feed back to stabilize the gain of the operational
15 amplifier 120 is provided by a resistor 122 coupled
16 between the output of this amplifier and its negative
17 input terminal. A second signal coupled to the
18 negative input terminal of the operational amplifier 120
19 is generated by a second operational amplifier 126.
20 Input and feed back resistors, 128 and 122, determine
21 the gain of operational amplifier 120. A capacitor 130
22 filters the output signal of operational amplifier 126.
23 Operational amplifier 126 is connected in a
24 non-inverting unity gain configuration with a manually
25 adjustable output voltage select reference signal
26 provided to the positive input terminal of this
27 amplifier by the series combination of two resistors,
28 140 and 142, and a potentiometer 146.

29
30 An optical feed back signal having a predetermined
31 relationship to the feed back reference signal and the
32 amplitude of the output voltage select reference signal
33 is produced by coupling the output signal of operational
34 amplifier 120 to the output ground terminal 98 through
35 the series combination of a resistor 150 and a light
36 emitting diode 152. More specifically, variations in
37 the voltage appearing between the positive and negative
38 output terminals, 96 and 98, of the DC to DC converter

1 11
2 result in a change in the voltage at the plus terminal
3 of operation amplifier 120. Similarly, a change in the
4 position of potentiometer 146 results in a change at the
5 negative input terminal of operational amplifier 120.
6 Operational amplifier 120 produces a composite output
7 signal having a predetermined relationship to both the
8 feed back reference signal and the output voltage select
9 reference signal. This composite voltage produces a
10 current through the light emitting diode 150 to produce
11 an optical output signal.

12
13 The optical output signal produced by light emitting
14 diode 152 is coupled by a fiber optic link 153 to the
15 input of an optically operated transistor 160. This
16 fiber optic link isolates the amplifier 120 from
17 transistor 160. The emitter terminal of transistor 160
18 is coupled to the input ground terminal.

19 Operating power is supplied to the collector of
20 the optically operated transistor 160 by the +12 volt
21 power supply through a resistor 162. This produces
22 at the collector terminal of the optically operated
23 transistor 160 a comparison signal having a
24 predetermined relationship to the output voltage of the
25 DC to DC converter and to the manually adjustable
26 output voltage select reference signal. This
27 comparison signal is coupled to the positive input
28 terminal of a comparator 120. The negative input
29 terminal of this comparator is coupled to the output of
30 a ramp generator which generates a pulse width
31 modulated ramp signal with the slope of each pulse
32 having a predetermined relationship to the amplitude
33 of the voltage coupled to input terminals, 10 and 12,
34 of the DC to DC converter.

35
36 More specifically, a series circuit consisting of two
37 series coupled resistors 172 and 174 (Figure 2) and a
38 capacitor 176 is coupled between the positive input

1
2 terminal 10 and the input ground terminal 12. A diode
3 178 coupled between the common junction of resistor 174
4 and capacitor 176 clamps the voltage at this junction to
5 +12 volts DC. A solid state MOS switch 180 is turned on
6 and off to periodically couple this common junction to
7 ground through two series connected diodes, 177 and 179,
8 to reset the pulse width modulated ramp signal.

9
10 The inverted (not Q) output signal of the on-time latch
11 90 is coupled to the input of this switch to turn this
12 switch on and clamp the output voltage of the ramp
13 generator to ground when the on-time latch 90 is in the
14 "off" state. Conversely, when the on-time latch 90 is
15 switched to the "on" state, this switch is turned off
16 permitting capacitor 176 to begin charging to generate a
17 voltage whose amplitude increases as a function of time
18 with the slope determined by the magnitude of the
19 voltage present between the input terminals, 10 and 12,
20 and the time constant of the charging circuit
21 consisting of resistors 172 and 174. Resetting the
22 on-time latch 90 discharges capacitor 176 through series
23 coupled diodes 177 and 179. The signals turning off the
24 on-time latch 90 are modulated, alternately charging and
25 discharging capacitor 176 to generate the pulse
26 modulated ramp reference signal, as more specifically
27 described below.

28
29 More specifically, the on-time latch 90 is turned off by
30 the negative transitions of a pulsed signal coupled to
31 its turn-off input terminal 182. Signals from four
32 sources are utilized to turn off the on time latch 90
33 with the output of the comparator 120 being one source.
34 Operation of the comparator 120 to generate a pulsed
35 signal which turns off the on-time latch 90 will be
36 described first because it is the primary signal for
37 regulating the output voltage of the DC to DC converter
38 during normal operation. The output signal of comparator

1

13

2 120 is modulated using both feed forward and feed back
3 control techniques to maintain the output voltage at the
4 desired level.

5

6 In regulating the output voltage of the DC to DC
7 converter, a conventional integrated circuit oscillator
8 module 184 is provided with suitable operating
9 voltages by a bias circuit and produces a pulsed
10 signal having a frequency of approximately 25 kilohertz
11 at its output terminal 186. Suitable bias is provided
12 to the circuit by a resistor 188 and a capacitor 190.
13 Filtering for the circuit is provided by a second
14 capacitor 192. The pulsed output signal of the
15 oscillator 184 is coupled to the on clock signal
16 terminal of the on-time latch 90 such that on each
17 positive transition of this signal, the on-time latch 90
18 is turned on to switch the pulsed signal available at
19 the Q output terminal to its positive value. This
20 pulsed signal is coupled through the buffers, 80
21 through 86, and the totem pole amplifier circuit to turn
22 on the MOS switching transistor 52, as previously
23 described.

24

25 As the signal at the Q output terminal of the on-time
26 latch goes positive, the inverted output signal (not Q)
27 goes negative turning off the MOS switch 180 permitting
28 the voltage at the common junction of resistor 174 and
29 capacitor 176 to begin to rise with the rise time being
30 determined by the input voltage to the DC to DC
31 converter and the time constant of resistors 170-174 in
32 combination with capacitor 176. This ramp voltage is
33 coupled to the negative input of comparator 170.

34

35 The amplitude of the ramp signal is compared to the
36 comparison signal at the positive input of comparator
37 120. When the ramp signal exceeds the amplitude of the
38 comparison signal, the output signal of the comparator

1
2 120 switches to its low level. As the output signal of
3 the comparator 170 decreases below +12 volts, the
4 isolation diode 184 between the output terminal of
5 comparator 120 and the reset terminal 182 of the on-time
6 latch 90 becomes forward biased decreasing the voltage
7 at the reset terminal 182 of the on-time latch 90
8 causing the on-time latch to switch to its off state. As
9 the on-time latch 90 turns off the inverted output
10 signal turns on the MOS switch 180 terminating the
11 pulsed ramp signal, as previously described. Switching
12 transistor 52 is also turned off. The slope of the ramp
13 varies with the amplitude of the input voltage to
14 provide feed forward control of the output voltage. The
15 amplitude of the comparison signal at the positive input
16 terminal of the comparator 120 varies with the output
17 voltage to provide feedback control. This cycle repeats
18 with the on-time of the MOS switching transistor 52
19 being pulse width modulated, as required, to maintain
20 the output voltage of the DC to DC converter at the
21 desired value.

22

23 Output pullup for the comparator 120 is provided by a
24 resistor 186 coupled between the output terminal of this
25 comparator and the +12 volt source. Similarly,
26 suitable pull up current is provided to the reset
27 terminal 182 of the on-time latch 90 by a resistor 188
28 also coupled to the +12 volt source.

29

30 Other signals useful in controlling operation during
31 abnormal conditions are also coupled to the
32 off-terminal 182 of the on-time latch 90. These signals
33 turn off the circuit when the input voltage to the DC to
34 DC converter falls below prescribed limits, turn off MOS
35 switching transistor 52 when its source current exceeds
36 a preselected value and delay the start up of the DC to
37 DC converter when voltage is first applied to the input
38 terminals, 10 and 12.

1

2

3 More specifically, the voltage at the common junction
4 of the source terminal of the MOS switching transistor
5 52 and a resistor 54 is coupled to the negative input
6 of a over current comparator 190 through an input
7 resistor 192. High frequency transients are filtered
8 from the negative input terminal of this comparator by a
9 filter capacitor 194 coupled between this terminal and
10 ground. Two series resistors, 196 and 198, coupled in
11 series between the +12 volt source and the input ground
12 terminal 12 produce an over current reference signal at
13 their common junction. This over current reference
14 signal is coupled to the positive input terminal of over
15 current comparator 190. A feed back circuit comprising
16 a parallel combination of a resistor 200 and capacitor
17 201 provides hysteresis for the over current comparator
18 190. The output terminal of the over current comparator
19 190 is pulled up to the +12 volt power supply by a
20 resistor 202.

21

22 Whenever the voltage coupled to the negative input
23 terminal of the over current comparator 190 exceeds the
24 over current reference signal, the output voltage of
25 this comparator switches to its lower value. As the
26 output signal of comparator 190 decreases, diode 204
27 becomes forward biased reducing the voltage at the turn
28 off-terminal 182 of the on-time latch 90 turning this
29 latch off, limiting the maximum current flowing through
30 MOS switching transistor 52 to a predetermined value.

31

32 Similarly, it is desirable to turn off the DC to DC
33 converter whenever the voltage coupled between the
34 input terminals of the DC to DC converter, 10 and 12,
35 decrease below a predetermined value required to produce
36 the desired output voltage. This function is provided
37 by a low voltage shut-down circuit utilizing a low
38 voltage comparator 210. More specifically, a voltage V1

1
2 previously described as having a predetermined
3 relationship to the voltage present at the input of the
4 DC to DC converter is coupled to the positive input
5 terminal of the low voltage comparator 210. A low
6 voltage reference signal coupled to the negative input
7 terminal of a low voltage comparator 210 is generated at
8 the common junction of a series circuit consisting of a
9 resistor 212 and a zener diode 214 coupled between the
10 +12 volt source and the input ground terminal 12.
11 Whenever the amplitude of V1 falls below the low voltage
12 reference signal, the output signal of the low voltage
13 comparator 210 decreases and forward biases isolation
14 diode 212. As isolation diode 212 becomes forward
15 biased, the voltage at the off-terminal 182 of the
16 on-time latch 90 decreases turning off the on-time latch
17 90, which in turn turns off MOS switching transistor 52
18 to terminate the operation of the DC to DC converter
19 due to insufficient input voltage. Hysteresis for the
20 low voltage comparator 210 is provided by a feed back
21 resistor 214 coupled between its output terminal and
22 its positive input terminal. Output pullup for the low
23 voltage comparator 210 is provided by a resistor 216
24 coupled between the +12 volt power supply and the
25 output terminal of this comparator.

26

27 An orderly start-up of the DC to DC converter when
28 voltage is applied to the DC input 10 is assured by
29 including a delay circuit which holds the MOS switching
30 transistor 52 in the "off" state until the major
31 portions of the control circuitry has stabilized. More
32 specifically, a conventional one-shot oscillator 240 is
33 triggered either from reset input 242 (caused by an
34 over current detected by comparator 190) or by trigger
35 inputs 248 and 250 detecting a low voltage on capacitor
36 244. This assures that the MOS switching transistor 52
37 is held in the "off" state for the period of the one
38

1

17

2 shot 240 which permits the remainder of the control
3 circuits to stabilize prior to the operation of the DC
4 to DC converter beginning.

5

6 The inverted output signal of the one shot circuit 240
7 is inverted by a first inverter 220. The output of the
8 first inverter 220 is coupled to the off-terminal 182
9 of the on-time latch 90 by an isolation diode 222. As
10 the output signal of the inverter 220 decreases the
11 isolation diode 222 becomes forward biased lowering the
12 voltage at the reset terminal 182 resetting the
13 on-time latch 90. The output signal of the buffer 220
14 is further inverted by a second inverter 224 to produce
15 a signal at the gate terminal of an MOS transistor 226.
16 The drain terminal of MOS transistor 226 is coupled to
17 the +12 volt power supply by the parallel combination of
18 a resistor 228 and a diode 230 and connected to
19 capacitor 232. Capacitor 232 is slowly charged to +12
20 volts by resistor 228, and quickly discharged by
21 transistor 226, or diode 230. (Diode 230 discharges
22 capacitor 232 when +12 volt power is removed by a loss
23 of input voltage). During the cycle of the one shot
24 240, capacitor 232 is discharged by the drain of
25 transistor 226, which discharges capacitor 252 through
26 diode 234 to hold the voltage at this terminal near
27 ground. A positive voltage determined by the voltage
28 drop of forward biased diodes 177 and 179 and switch 180
29 is coupled to the negative input terminal of comparator
30 120. In this fashion the circuit is disabled by holding
31 the on-time latch 90 in the "off" state during the
32 start-up phase to assure that the +12 volt power supply,
33 the oscillator circuit and the remainder of the circuits
34 have stabilized. The power supply will slowly start up
35 (soft start) as clamp capacitor 232 slowly charges
36 through resistor 228, thereby allowing capacitor 252 to
37 be recharged by resistor 162. The net result of the soft
38

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38

18

start is to slowly increase the on time of switching transistor 52 from a low value to the value necessary to maintain the output voltage at the desired value.

The DC to DC converter comprising the invention can be constructed using commercially available components. The specific components used to implement the one shot circuit 90, the oscillator circuit 184 and the voltage regulator 108 respectively are 74C74, L555 and TL783. Implementing these functions with other commercially available circuits are possible. However, such implementations may require different circuit arrangements.

1 19

2

3 CLAIMS

4

5 1. A DC to DC converter for converting an input voltage
6 into an output voltage utilizing feed forward control to
7 decrease the time required to compensate for changes in
8 said input voltage, comprising in combination:

9

10 a) means for generating a pulsed control signal
11 with the duration of each pulse having a
12 predetermined relationship to the amplitude of said
13 input voltage and to the amplitude of said output
14 voltage of said DC to DC converter;

15 b) switch means responsive to said pulsed control
16 signal to periodically couple the primary
17 winding of a transformer between the positive and
18 negative terminals of the input of said DC to DC
19 converter to produce a pulsed electrical signal
20 available at the terminals of the secondary winding
21 of said transformer; and

22 c) means coupled to the secondary winding of said
23 transformer to convert said pulsed electrical
24 signal to said output voltage of said DC to DC
25 converter.

26

27 2. A DC to DC converter in accordance with claim 1
28 wherein said means for generating a pulsed control
29 signal includes feed forward control means responsive to
30 said input voltage to said DC to DC converter to
31 modulate said pulsed control signal such that the on
32 time of said switch changes inversely with respect to
33 the amplitude of said input voltage.

34

35 3. A DC to DC converter in accordance with claim 2
36 wherein said means for generating pulsed control signal
37 includes feed back means responsive to said output
38 voltage of said DC to DC converter to modulate said

1

20

2 pulsed signal such that the on time of such switch
3 varies inversely with respect to the output voltage of
4 said DC to DC converter.

5

6 4. A DC to DC converter in accordance with claim 4
7 further including means for turning off said switch
8 means when said input voltage to said DC to DC
9 converter is below a preselected value.

10

11 5. A DC to DC converter in accordance with claim 4
12 further including means for sensing the current flowing
13 through said switch and for turning off said switch when
14 the current through said switch exceeds a preselected
15 value.

16

17 6. A DC to DC converter in accordance with claim 5
18 further including means for holding said switch in the
19 off state for a preselected time interval after the
20 required operating voltage has been coupled to its
21 input terminals.

22

23 7. A DC to DC converter in accordance with claim 6
24 further including a transformer for coupling said switch
25 to a rectifier and filter circuit which rectifies and
26 filters the secondary voltage of said transformer to
27 produce said output voltage.

28

29 8. A DC to DC converter for converting an input voltage
30 to an output voltage utilizing feed forward control to
31 decrease the time required to compensate for changes in
32 the input voltage, comprising in combination:

33

34 a) a series RC circuit coupled between the input
35 terminals of said DC to DC converter;

36

37

38

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38

- b) means for sequentially charging and discharging a capacitor forming a part of said RC circuit to produce a ramped signal having a predetermined relationship to the input voltage to said DC to DC converter;
- c) feed back signals means for generating a feed back signal having a predetermined relationship to the output voltage of said DC to DC converter;
- d) means for comparing said feed back signal to said ramped signal to produce a pulse width modulated signal;
- e) DC to DC converter means responsive to said pulse width modulated signal to convert said input voltage to said output voltage.

1/4




Fig. 1

2/4




Fig. 2

3/4




Fig. 3

4/4




Fig. 4

INTERNATIONAL SEARCH REPORT

International Application No. PCT/US88/04644

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ⁶		
According to International Patent Classification (IPC) or to both National Classification and IPC		
IPC (4): H02M 3/335		
U.S. Cl.: 363/21, 49, 56;		
II. FIELDS SEARCHED		
Minimum Documentation Searched ⁷		
Classification System	Classification Symbols	
U.S. CL.	363/21, 49, 56; 323/288, 289, 300	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched ⁸		
III. DOCUMENTS CONSIDERED TO BE RELEVANT ⁹		
Category [*]	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³
X	OE, A, 2,461,654 (SIEMENS) 01 July 1976, see the Abstract.	1-3 and 8
X	JP, A, 56-112,880 (HENATSUKI) 05 September 1981, see the Abstract.	1-3 and 8
X	WO, A, WO 84/00085 (MELCHER) 05 January 1984, see the Abstract.	1-5 and 8
X	US, A, 4,546,421 (BELLO ET AL) 08 October 1985, see figures 1A and 2A.	1-3 and 8
X	US, A, 4,683,528 (SNOW ET AL) 28 July 1987, see the Abstract and figure 2.	1-3 and 8
Y	JP, A, 55-83,463 (SANGYO) 23 June 1980, see the Abstract.	4,5
Y	JP, A, 59-96,866 (FUJITSU) 04 June 1984 see the Abstract.	5
Y	US, A, 4,187,536 (GOVAERT ET AL) 05 February 1980, see the Abstract.	6, 7
Y	US, A, 4,439,820 (KUHN ET AL) 27 March 1984, see the Abstract.	6, 7
<p>[*] Special categories of cited documents: ¹⁰</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&" document member of the same patent family</p>		
IV. CERTIFICATION		
Date of the Actual Completion of the International Search		Date of Mailing of this International Search Report
08 March 1989		04 MAY 1989
International Searching Authority		Signature of Authorized Officer
ISA/US		<i>William H. Beha</i> WILLIAM H. BEHA