



(51) International Patent Classification:

H01L 21/8234 (2006.01) *H01L 21/28* (2006.01)
H01L 21/768 (2006.01)

(21) International Application Number:

PCT/US2017/028315

(22) International Filing Date:

19 April 2017 (19.04.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

62/325,538 21 April 2016 (21.04.2016) US

(71) Applicant: **APPLIED MATERIALS, INC.** [US/US];
3050 Bowers Avenue, Santa Clara, California 95054 (US).

(72) Inventors: **VENKATASUBRAMANIAN, Eswaranand**;
1721 Warburton Avenue, Apt 12, Santa Clara, California 95050 (US). **GANDIKOTA, Srinivas**; 2727 Monroe Street, Santa Clara, California 95051 (US). **CHAN, Kelvin**;
1740 Blakesley Dr, San Ramon, California 94582 (US). **BASU, Atashi**; 675 Sharon Park Drive, Apt 136, Menlo Park, California 94025 (US). **MALLICK, Abhijit Basu**;
2637 Alma Street, Palo Alto, California 94306 (US).

(74) Agent: **WHITNEY, Karen M.**; SERVILLA WHITNEY LLC, 33 Wood Avenue South, Suite 830, Iselin, New Jersey 08830 (US).

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

(54) Title: DOPED AND UNDOPED VANADIUM OXIDES FOR LOW-K SPACER APPLICATIONS




FIG. 7

(57) Abstract: A microelectronic device on a semiconductor substrate comprises: a gate electrode; and a spacer adjacent to the gate electrode, the spacer comprising: a the low-k dielectric film comprising one or more species of vanadium oxide, which is optionally doped, and an optional silicon nitride or oxide film. Methods comprise depositing a low-k dielectric film optionally sandwiched by a silicon nitride or oxide film to form a spacer adjacent to a gate electrode of a microelectronic device on a semiconductor substrate, wherein the low-k dielectric film comprises a vanadium-containing film.

Published:

— *with international search report (Art. 21(3))*

DOPED AND UNDOPED VANADIUM OXIDES FOR LOW-K SPACER APPLICATIONS

TECHNICAL FIELD

[0001] The present disclosure relates generally to methods of depositing thin films.

5 In particular, the disclosure relates to processes for the deposition of doped and undoped low-k vanadium oxide films as spacers.

BACKGROUND

[0002] Microelectronic devices are fabricated on a semiconductor substrate as integrated circuits in which various conductive layers are interconnected with one
10 another to permit electronic signals to propagate within the device. An example of such a device is a complementary metal-oxide-semiconductor (CMOS) field effect transistor (FET) or MOSFET, including both planar and three-dimensional structures. An example of a three-dimensional structure is a FinFET device.

[0003] Over the past decades, the MOSFET has continually been scaled down in
15 size and modern integrated circuits are incorporating MOSFETs with channel lengths of less than 0.1 micron. Devices with a 65 nm feature size (with the channel being even shorter) are currently in production. The decrease in feature size has resulted in certain challenges because small MOSFETs exhibit higher leakage currents, and lower output resistance than larger devices. Still, smaller MOSFETs are desirable for
20 several reasons. The main reason to make transistors smaller is to pack more and more devices in a given chip area, reducing the price per chip. Additionally, the reduction in transistor dimension can help increase the speed.

[0004] An exemplary FET or MOSFET includes a gate electrode on a gate dielectric layer on a surface of a semiconductor substrate. Source/drain regions are
25 provided along opposite sides of the gate electrode. The source and drain regions are heavily doped regions of the semiconductor substrate. Usually a silicide layer, for example, nickel silicide is used to couple contacts in an interlayer dielectric to the source and drain regions. Sidewall spacers are disposed on laterally opposite sidewalls of the gate electrode.

[0005] Because of small MOSFET geometries, voltage that can be applied to a gate electrode is reduced to maintain reliability. To maintain performance, the threshold voltage of the MOSFET is reduced as well. As threshold voltage is reduced, the transistor cannot be switched from complete turn-off to complete turn-on with the limited voltage swing available. Subthreshold leakage, which was ignored in the past, now can have a significant impact on device performance.

[0006] Low-k spacer materials are used in integration of gate electrodes. Low-k spacer materials minimize undesirable properties such as resistance-capacitance (RC) delay, parasitic capacitance, power dissipation, and cross-talk. Traditional low-k spacers are based on silicon starting with the oxide ($k=3.9$), which achieve reduction of 'k' by incorporating other elements such as fluorine (F) (SiOF, $k\sim 3.7$) and carbon (C) (SiOC, $k\sim 2.8$). Other low-k spacers incorporate polymers into the system or induce porosity (air gap, $k=1$) in the structure resulting in aers and xerogels (k as low as 1.8). Many of these low-k materials are subject to failure due to, for example, poor mechanical strength, poor thermal stability, and integration challenges.

[0007] There is a need for low-k spacer materials that provide mechanical strength and good thermal stability.

SUMMARY

[0008] One or more embodiments of the disclosure are directed to a microelectronic device on a semiconductor substrate, the microelectronic device comprising: a gate electrode; and a low-k dielectric film adjacent to the gate electrode, the low-k dielectric film comprising one or more species of vanadium oxide, which is optionally doped.

[0009] Additional embodiments of the disclosure are directed to processing methods comprising: depositing a spacer adjacent to a gate electrode of a microelectronic device on a semiconductor substrate, the spacer comprising: a low-k dielectric film comprising one or more species of vanadium oxide, which is optionally doped, and an optional silicon nitride or oxide film.

[0010] Further embodiments of the disclosure are directed to processing methods comprising: placing a semiconductor substrate having a substrate surface into a processing chamber comprising a plurality of sections, each section separated from adjacent sections by a gas curtain. Optionally, at least a portion of the substrate surface to a first process condition in a first section of the processing chamber, the first process condition comprising a silicon-containing precursor. The substrate surface is laterally moved through a gas curtain to a second section of the processing chamber. Optionally, at least a portion of the substrate surface is exposed to a second process condition in a second section of the processing chamber, the second process condition comprising a nitrogen-containing or oxygen-containing precursor to form a film with the silicon-containing precursor optionally with a plasma. Optionally, exposure to the first section and the second section, including lateral movement of the substrate surface to form a silicon nitride or oxide film is repeated. The substrate surface is laterally moved through a gas curtain to a third section of the processing chamber. At least a portion of the substrate surface is exposed to a third process condition in a third section of the processing chamber, the third process condition comprising a vanadium-containing precursor. The substrate surface is laterally moved through a gas curtain to a fourth section of the processing chamber. The substrate surface is exposed to a fourth process condition in the fourth section of the processing chamber. The fourth process condition comprises a first reactant to form a film with the vanadium-containing precursor, the film comprising a species according to VO_x , wherein x is in the range of 1-3. Optionally, the substrate surface is laterally moved through a gas curtain to a fifth section of the processing chamber. The substrate surface is optionally exposed to a fifth process condition in the fifth section of the processing chamber. The fifth process condition comprises a second reactant. Exposure to the third section, the fourth section, and the optional fifth section, including lateral movement of the substrate surface, is optionally repeated to form a low-k dielectric film optionally on the silicon nitride or oxide film. Exposure to the first section and the second section, including lateral movement of the substrate surface, is optionally repeated to form a second silicon nitride or oxide film on the low-k-dielectric film.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which
5 are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure may admit to other equally effective embodiments.

[0012] FIG. 1 shows a cross-sectional view of a batch processing chamber in
10 accordance with one or more embodiment of the disclosure;

[0013] FIG. 2 shows a partial perspective view of a batch processing chamber in accordance with one or more embodiment of the disclosure;

[0014] FIG. 3 shows a schematic view of a batch processing chamber in accordance with one or more embodiment of the disclosure;

15 **[0015]** FIG. 4 shows a schematic view of a portion of a wedge shaped gas distribution assembly for use in a batch processing chamber in accordance with one or more embodiment of the disclosure;

[0016] FIG. 5 shows a schematic view of a batch processing chamber in accordance with one or more embodiments of the disclosure;

20 **[0017]** FIG. 6 shows a partial cross-sectional view of a microelectronic device on a semiconductor substrate in accordance with one or more embodiments of the disclosure; and

[0018] FIG. 7 shows a partial cross-sectional view of a microelectronic device on a semiconductor substrate in accordance with one or more embodiments of the
25 disclosure.

DETAILED DESCRIPTION

[0019] Before describing several exemplary embodiments of the disclosure, it is to be understood that the disclosure is not limited to the details of construction or

process steps set forth in the following description. The disclosure is capable of other embodiments and of being practiced or being carried out in various ways.

[0020] A "substrate" as used herein, refers to any substrate or material surface formed on a substrate upon which film processing is performed during a fabrication process. For example, a substrate surface on which processing can be performed include materials such as silicon, silicon oxide, strained silicon, silicon on insulator (SOI), carbon doped silicon oxides, amorphous silicon, doped silicon, germanium, gallium arsenide, glass, sapphire, and any other materials such as metals, metal nitrides, metal alloys, and other conductive materials, depending on the application. Substrates include, without limitation, semiconductor wafers. Substrates may be exposed to a pretreatment process to polish, etch, reduce, oxidize, hydroxylate, anneal and/or bake the substrate surface. In addition to film processing directly on the surface of the substrate itself, in the present disclosure, any of the film processing steps disclosed may also be performed on an underlayer formed on the substrate as disclosed in more detail below, and the term "substrate surface" is intended to include such underlayer as the context indicates. Thus for example, where a film/layer or partial film/layer has been deposited onto a substrate surface, the exposed surface of the newly deposited film/layer becomes the substrate surface.

[0021] Low-k dielectric thin films may be used in blanket and patterned structures for various device applications. As used in this regard, "low-k dielectric film" refers to insulating materials that have a lower dielectric constant (k) than silicon nitride (SiN), which has a k value of 8.

[0022] In one or more embodiments, low-k dielectric thin films based on vanadium and oxygen of varying stoichiometries are deposited onto semiconductor substrate surfaces as spacers. The deposited material may have a dielectric constant (k) value in the range of 1 to less than 8, depending upon the composition and stoichiometry. The deposited film offers excellent conformality when deposited by ALD. The film advantageously also has good thermal stability, and will also be very compatible with various integration schemes. The material also has good chemical resistance (RIE) and will withstand patterning chemistry that would otherwise destroy other low-k materials. The film also has good mechanical stability. The low-k dielectric film is

optionally sandwiched by a silicon nitride or oxide film, which is advantageous in the presence of potentially leaky films.

[0023] Suitable low-k dielectric films include species that include but are not limited to: VO to VO₃ and all intervening compositions, which are optionally doped with dopants, which include but are not limited to C, N, Si, B, and F. The vanadium species are generally referred to as VO_x, wherein x is in the range of 1-3. The films may be doped with 0-50 atomic % of the one or more dopants, with reference to the total film weight.

[0024] According to one or more embodiments, the method uses a chemical vapor deposition (CVD) process. In such embodiments, the substrate surface is exposed to a first reactive gas and a second reactive gas at the same time so that the first reactive gas and the second reactive gas mix during formation of the film.

[0025] According to one or more embodiments, the method uses an atomic layer deposition (ALD) process. In such embodiments, the substrate surface is exposed to the precursors (or reactive gases) sequentially or substantially sequentially. As used herein throughout the specification, "substantially sequentially" means that a majority of the duration of a precursor exposure does not overlap with the exposure to a co-reactant, although there may be some overlap. As used in this specification and the appended claims, the terms "precursor", "reactant", "reactive gas" and the like are used interchangeably to refer to any gaseous species that can react with the substrate surface, or a species present on the substrate surface.

[0026] In one or more embodiments, the film deposition is performed using an Atomic Layer Deposition (ALD) process. An ALD process is a self-limiting process where a single layer of material is deposited using a binary (or higher order) reaction. An individual ALD reaction is theoretically self-limiting continuing until all available active sites on the substrate surface have been reacted. ALD processes can be performed by time-domain or spatial ALD.

[0027] In a time-domain process, the processing chamber and substrate are exposed to a single reactive gas at any given time. In an exemplary time-domain

process, the processing chamber might be filled with a metal precursor for a time to allow the metal precursor to fully react with the available sites on the substrate. The processing chamber can then be purged of the precursor before flowing a second reactive gas into the processing chamber and allowing the second reactive gas to fully
5 react with the substrate surface or material on the substrate surface. The time-domain process minimizes the mixing of reactive gases by ensuring that only one reactive gas is present in the processing chamber at any given time. At the beginning of any reactive gas exposure, there is a delay in which the concentration of the reactive species goes from zero to the final predetermined pressure. Similarly, there
10 is a delay in purging all of the reactive species from the process chamber.

[0028] In a spatial ALD process, the substrate is moved between different process regions within a single processing chamber. Each of the individual process regions is separated from adjacent process regions by a gas curtain. The gas curtain helps prevent mixing of the reactive gases to minimize any gas phase reactions. Movement
15 of the substrate through the different process regions allows the substrate to be sequentially exposed to the different reactive gases while preventing gas phase reactions.

[0029] Some embodiments of the disclosure are directed to film deposition processes using a batch processing chamber, also referred to as a spatial processing
20 chamber. FIG. 1 shows a cross-section of a processing chamber 100 including a gas distribution assembly 120, also referred to as injectors or an injector assembly, and a susceptor assembly 140. The gas distribution assembly 120 is any type of gas delivery device used in a processing chamber. The gas distribution assembly 120 includes a front surface 121 which faces the susceptor assembly 140. The front
25 surface 121 can have any number or variety of openings to deliver a flow of gases toward the susceptor assembly 140. The gas distribution assembly 120 also includes an outer edge 124 which in the embodiments shown, is substantially round.

[0030] The specific type of gas distribution assembly 120 used can vary depending on the particular process being used. Embodiments of the disclosure can be used
30 with any type of processing system where the gap between the susceptor and the gas

distribution assembly is controlled. In a binary reaction, the plurality of gas channels can include at least one first reactive gas A channel, at least one second reactive gas B channel, at least one purge gas P channel and/or at least one vacuum V channel. The gases flowing from the first reactive gas A channel(s), the second reactive gas B
5 channel(s) and the purge gas P channel(s) are directed toward the top surface of the wafer. Some of the gas flow moves horizontally across the surface of the wafer and out of the processing region through the purge gas P channel(s).

[0031] In some embodiments, the gas distribution assembly 120 is a rigid stationary body made of a single injector unit. In one or more embodiments, the gas
10 distribution assembly 120 is made up of a plurality of individual sectors (e.g., injector units 122), as shown in FIG. 2. Either a single piece body or a multi-sector body can be used with the various embodiments of the disclosure described.

[0032] A susceptor assembly 140 is positioned beneath the gas distribution assembly 120. The susceptor assembly 140 includes a top surface 141 and at least
15 one recess 142 in the top surface 141. The susceptor assembly 140 also has a bottom surface 143 and an edge 144. The recess 142 can be any suitable shape and size depending on the shape and size of the substrates 60 being processed. In the embodiment shown in FIG. 1, the recess 142 has a flat bottom to support the bottom of the wafer; however, the bottom of the recess can vary. In some embodiments, the
20 recess has step regions around the outer peripheral edge of the recess which are sized to support the outer peripheral edge of the wafer. The amount of the outer peripheral edge of the wafer that is supported by the steps can vary depending on, for example, the thickness of the wafer and the presence of features already present on the back side of the wafer.

[0033] In some embodiments, as shown in FIG. 1, the recess 142 in the top
25 surface 141 of the susceptor assembly 140 is sized so that a substrate 60 supported in the recess 142 has a top surface 61 substantially coplanar with the top surface 141 of the susceptor 140. As used in this specification and the appended claims, the term “substantially coplanar” means that the top surface of the wafer and the top surface of

the susceptor assembly are coplanar within ± 0.2 mm. In some embodiments, the top surfaces are coplanar within ± 0.15 mm, ± 0.10 mm or ± 0.05 mm.

[0034] The susceptor assembly 140 of FIG. 1 includes a support post 160 which is capable of lifting, lowering and rotating the susceptor assembly 140. The susceptor assembly may include a heater, or gas lines, or electrical components within the center of the support post 160. The support post 160 may be the primary means of increasing or decreasing the gap between the susceptor assembly 140 and the gas distribution assembly 120, moving the susceptor assembly 140 into proper position. The susceptor assembly 140 may also include fine tuning actuators 162 which can make micro-adjustments to susceptor assembly 140 to create a predetermined gap 170 between the susceptor assembly 140 and the gas distribution assembly 120.

[0035] In some embodiments, the gap 170 distance is in the range of about 0.1 mm to about 5.0 mm, or in the range of about 0.1 mm to about 3.0 mm, or in the range of about 0.1 mm to about 2.0 mm, or in the range of about 0.2 mm to about 1.8 mm, or in the range of about 0.3 mm to about 1.7 mm, or in the range of about 0.4 mm to about 1.6 mm, or in the range of about 0.5 mm to about 1.5 mm, or in the range of about 0.6 mm to about 1.4 mm, or in the range of about 0.7 mm to about 1.3 mm, or in the range of about 0.8 mm to about 1.2 mm, or in the range of about 0.9 mm to about 1.1 mm, or about 1 mm.

[0036] The processing chamber 100 shown in the Figures is a carousel-type chamber in which the susceptor assembly 140 can hold a plurality of substrates 60. As shown in FIG. 2, the gas distribution assembly 120 may include a plurality of separate injector units 122, each injector unit 122 being capable of depositing a film on the wafer, as the wafer is moved beneath the injector unit. Two pie-shaped injector units 122 are shown positioned on approximately opposite sides of and above the susceptor assembly 140. This number of injector units 122 is shown for illustrative purposes only. It will be understood that more or less injector units 122 can be included. In some embodiments, there are a sufficient number of pie-shaped injector units 122 to form a shape conforming to the shape of the susceptor assembly 140. In some embodiments, each of the individual pie-shaped injector units 122 may be

independently moved, removed and/or replaced without affecting any of the other injector units 122. For example, one segment may be raised to permit a robot to access the region between the susceptor assembly 140 and gas distribution assembly 120 to load/unload substrates 60.

5 [0037] Processing chambers having multiple gas injectors can be used to process multiple wafers simultaneously so that the wafers experience the same process flow. For example, as shown in FIG. 3, the processing chamber 100 has four gas injector assemblies and four substrates 60. At the outset of processing, the substrates 60 can be positioned between the injector assemblies 30. Rotating 17 the susceptor
10 assembly 140 by 45° will result in each substrate 60 which is between gas distribution assemblies 120 to be moved to an gas distribution assembly 120 for film deposition, as illustrated by the dotted circle under the gas distribution assemblies 120. An additional 45° rotation would move the substrates 60 away from the injector assemblies 30. The number of substrates 60 and gas distribution assemblies 120 can
15 be the same or different. In some embodiments, there are the same numbers of wafers being processed as there are gas distribution assemblies. In one or more embodiments, the number of wafers being processed are fraction of or an integer multiple of the number of gas distribution assemblies. For example, if there are four gas distribution assemblies, there are 4x wafers being processed, where x is an
20 integer value greater than or equal to one. In an exemplary embodiment, the gas distribution assembly 120 includes eight processing regions separated by gas curtains and the susceptor assembly 140 can hold six wafers.

[0038] The processing chamber 100 shown in FIG. 3 is merely representative of one possible configuration and should not be taken as limiting the scope of the
25 disclosure. Here, the processing chamber 100 includes a plurality of gas distribution assemblies 120. In the embodiment shown, there are four gas distribution assemblies (also called injector assemblies 30) evenly spaced about the processing chamber 100. The processing chamber 100 shown is octagonal; however, those skilled in the art will understand that this is one possible shape and should not be taken as limiting the
30 scope of the disclosure. The gas distribution assemblies 120 shown are trapezoidal,

but can be a single circular component or made up of a plurality of pie-shaped segments, like that shown in FIG. 2.

[0039] The embodiment shown in FIG. 3 includes a load lock chamber 180, or an auxiliary chamber like a buffer station. This chamber 180 is connected to a side of the processing chamber 100 to allow, for example the substrates (also referred to as substrates 60) to be loaded/unloaded from the chamber 100. A wafer robot may be positioned in the chamber 180 to move the substrate onto the susceptor.

[0040] Rotation of the carousel (e.g., the susceptor assembly 140) can be continuous or intermittent (discontinuous). In continuous processing, the wafers are constantly rotating so that they are exposed to each of the injectors in turn. In discontinuous processing, the wafers can be moved to the injector region and stopped, and then to the region 84 between the injectors and stopped. For example, the carousel can rotate so that the wafers move from an inter-injector region across the injector (or stop adjacent the injector) and on to the next inter-injector region where the carousel can pause again. Pausing between the injectors may provide time for additional processing between each layer deposition (e.g., exposure to plasma).

[0041] FIG. 4 shows a sector or portion of a gas distribution assembly 220, which may be referred to as an injector unit 122. The injector units 122 can be used individually or in combination with other injector units. For example, as shown in FIG. 5, four of the injector units 122 of FIG. 4 are combined to form a single gas distribution assembly 220. (The lines separating the four injector units are not shown for clarity.) While the injector unit 122 of FIG. 4 has both a first reactive gas port 125 and a second gas port 135 in addition to purge gas ports 155 and vacuum ports 145, an injector unit 122 does not need all of these components.

[0042] Referring to both FIGS. 4 and 5, a gas distribution assembly 220 in accordance with one or more embodiment may comprise a plurality of sectors (or injector units 122) with each sector being identical or different. The gas distribution assembly 220 is positioned within the processing chamber and comprises a plurality of elongate gas ports 125, 135, 155 and elongate vacuum ports 145 in a front surface

121 of the gas distribution assembly 220. The plurality of elongate gas ports 125, 135, 155 and elongate vacuum ports 145 extend from an area adjacent the inner peripheral edge 123 toward an area adjacent the outer peripheral edge 124 of the gas distribution assembly 220. The plurality of gas ports shown include a first reactive gas port 125, a second gas port 135, a vacuum port 145 which surrounds each of the first
5 reactive gas ports and the second reactive gas ports and a purge gas port 155.

[0043] With reference to the embodiments shown in FIG. 4 or 5, when stating that the ports extend from at least about an inner peripheral region to at least about an outer peripheral region, however, the ports can extend more than just radially from
10 inner to outer regions. The ports can extend tangentially as vacuum port 145 surrounds reactive gas port 125 and reactive gas port 135. In the embodiment shown in FIGS. 4 and 5, the wedge shaped reactive gas ports 125, 135 are surrounded on all edges, including adjacent the inner peripheral region and outer peripheral region, by a vacuum port 145.

[0044] Referring to FIG. 4, as a substrate moves along path 127, each portion of the substrate surface is exposed to the various reactive gases. To follow the path 127, the substrate will be exposed to, or “see”, a purge gas port 155, a vacuum port 145, a first reactive gas port 125, a vacuum port 145, a purge gas port 155, a vacuum port 145, a second gas port 135 and a vacuum port 145. Thus, at the end of the path
20 127 shown in FIG. 4, the substrate has been exposed to the first gas port 125 and the second gas port 135 to form a layer. The injector unit 122 shown makes a quarter circle but could be larger or smaller. The gas distribution assembly 220 shown in FIG. 5 can be considered a combination of four of the injector units 122 of FIG. 4 connected in series.

[0045] The injector unit 122 of FIG. 4 shows a gas curtain 150 that separates the reactive gases. The term “gas curtain” is used to describe any combination of gas flows or vacuum that separate reactive gases from mixing. The gas curtain 150 shown in FIG. 4 comprises the portion of the vacuum port 145 next to the first reactive gas port 125, the purge gas port 155 in the middle and a portion of the vacuum port
30 145 next to the second gas port 135. This combination of gas flow and vacuum can

be used to prevent or minimize gas phase reactions of the first reactive gas and the second reactive gas.

[0046] Referring to FIG. 5, the combination of gas flows and vacuum from the gas distribution assembly 220 form a separation into a plurality of processing regions 250.

5 The processing regions are roughly defined around the individual gas ports 125, 135 with the gas curtain 150 between 250. The embodiment shown in FIG. 5 makes up eight separate processing regions 250 with eight separate gas curtains 150 between. A processing chamber can have at least two processing region. In some embodiments, there are at least three, four, five, six, seven, eight, nine, 10, 11 or 12
10 processing regions.

[0047] During processing a substrate may be exposed to more than one processing region 250 at any given time. However, the portions that are exposed to the different processing regions will have a gas curtain separating the two. For example, if the leading edge of a substrate enters a processing region including the
15 second gas port 135, a middle portion of the substrate will be under a gas curtain 150 and the trailing edge of the substrate will be in a processing region including the first reactive gas port 125.

[0048] A factory interface 280, which can be, for example, a load lock chamber, is shown connected to the processing chamber 100. A substrate 60 is shown
20 superimposed over the gas distribution assembly 220 to provide a frame of reference. The substrate 60 may often sit on a susceptor assembly to be held near the front surface 121 of the gas distribution assembly 120. The substrate 60 is loaded via the factory interface 280 into the processing chamber 100 onto a substrate support or susceptor assembly (see FIG. 3). The substrate 60 can be shown positioned within a
25 processing region because the substrate is located adjacent the first reactive gas port 125 and between two gas curtains 150a, 150b. Rotating the substrate 60 along path 127 will move the substrate counter-clockwise around the processing chamber 100. Thus, the substrate 60 will be exposed to the first processing region 250a through the eighth processing region 250h, including all processing regions between.

[0049] Embodiments of the disclosure are directed to processing methods comprising a processing chamber 100 with a plurality of processing regions 250a-250h with each processing region separated from an adjacent region by a gas curtain 150. For example, the processing chamber shown in FIG. 5. The number of gas curtains and processing regions within the processing chamber can be any suitable number depending on the arrangement of gas flows. The embodiment shown in FIG. 5 has eight gas curtains 150 and eight processing regions 250a-250h. The number of gas curtains is generally equal to or greater than the number of processing regions.

[0050] A plurality of substrates 60 are positioned on a substrate support, for example, the susceptor assembly 140 shown FIGS. 1 and 2. The plurality of substrates 60 are rotated around the processing regions for processing. Generally, the gas curtains 150 are engaged (gas flowing and vacuum on) throughout processing including periods when no reactive gas is flowing into the chamber.

[0051] A first reactive gas A is flowed into one or more of the processing regions 250 while an inert gas is flowed into any processing region 250 which does not have a first reactive gas A flowing into it. For example if the first reactive gas is flowing into processing regions 250b through processing region 250h, an inert gas would be flowing into processing region 250a. The inert gas can be flowed through the first reactive gas port 125 or the second gas port 135.

[0052] The inert gas flow within the processing regions can be constant or varied. In some embodiments, the reactive gas is co-flowed with an inert gas. The inert gas will act as a carrier and diluent. Since the amount of reactive gas, relative to the carrier gas, is small, co-flowing may make balancing the gas pressures between the processing regions easier by decreasing the differences in pressure between adjacent regions.

[0053] FIG. 6 shows a partial cross-sectional view of a microelectronic device on a semiconductor substrate in accordance with one or more embodiments of the disclosure. A microelectronic device 300 comprises a gate electrode 310 on a gate dielectric layer 312 on a surface 320 of a semiconductor substrate 400. First and

second source regions 450, 460 and first and second drain regions 430, 440 are provided along opposite sides of the gate electrode. The source regions 450, 460 and drain regions 430, 440 are heavily doped regions of the semiconductor substrate 400. Sidewall spacers 320 are disposed on laterally opposite sidewalls of the gate electrode 310.

[0054] The Figures show a substrate having a single microelectronic device for illustrative purposes; however, those skilled in the art will understand that there can be more than one microelectronic device.

[0055] In one or more embodiments, the spacers 320 comprise a low-k dielectric film comprising one or more species of vanadium oxide, which is optionally doped. The species of vanadium oxide are according to VO_x , wherein x is in the range of 1-3 and wherein the film comprises one or more dopants in an amount in the range of 0 to 50 atomic % of the film. The dopants include but are not limited to carbon (C), nitrogen (N), silicon (Si), boron (B), and fluorine (F). One or more embodiments of the disclosure have a thickness of the low-k dielectric film in the range of about 10 Å to about 200 Å. Thickness is measured by electron microscopy.

[0056] FIG. 7 shows a partial cross-sectional view of a microelectronic device on a semiconductor substrate in accordance with one or more embodiments of the disclosure. A microelectronic device 300 comprises a gate electrode 310 on a gate dielectric layer 312 on a surface 320 of a semiconductor substrate 400. First and second source regions 450, 460 and first and second drain regions 430, 440 are provided along opposite sides of the gate electrode. The source regions 450, 460 and drain regions 430, 440 are heavily doped regions of the semiconductor substrate 400. Sidewall spacers 320 are disposed on laterally opposite sidewalls of the gate electrode 310. The spacers comprise a low-k dielectric film comprising one or more species of vanadium oxide 326 and adjacent first and second silicon nitride or oxide layers 322 and 324. In one or more embodiments, the silicon nitride or oxide film has a thickness in the range of 10 - 50 Å. Thickness is measured by electron microscopy.

[0057] The low-k film formed can be any suitable film. In some embodiments, the film formed is a vanadium-containing film, which is optionally doped. The film can be formed by any suitable process including, but not limited to, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), and plasma-enhanced atomic layer deposition (PEALD). Precursors of vanadium may be any vanadium-organometallic compound. Suitable vanadium precursors include, but are not limited to, vanadium oxytri-isopropoxide (VOTP), vanadium oxytriethoxide, vanadium acetylacetonate, vanadium oxytrichloride, vanadium(III) chloride, vanadium(IV) chloride, and the like. The precursor may be heated in a hot can to increase the vapor pressure and be delivered to the chamber using a carrier gas (e.g., ultrahigh purity (UHP) Ar, He, H₂, etc.). The reactant may comprise an oxygen source, a nitrogen source, a carbon source, a hydrogen source, a boron source, a silicon source or combinations thereof. Other reactants may comprise boron or silicon. The reactant may be selected from one or more of: O₂, O₃, H₂O, H₂O₂, H₂, N₂, NH₃, N₂H₄, C₃H₆, C₂H₂, C₂H₁₄, B₂H₆, Si₂H₆, SiH₄, SiF₄, or SiHF_x, and plasmas thereof.

[0058] The silicon nitride or oxide film formed can be any suitable film. The film can be formed by any suitable process including, but not limited to, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), and plasma-enhanced atomic layer deposition (PEALD). Precursors of silicon include, but are not limited to: SiH₄ or Si₂H₆, and plasmas thereof. The silicon precursor may be heated in a hot can to increase the vapor pressure and be delivered to the chamber using a carrier gas (e.g., ultrahigh purity (UHP) Ar, He, H₂, etc.). The reactant comprises a nitrogen or oxygen source, which may be selected from one or more of: O₂, O₃, H₂O, H₂O₂, N₂, NH₃, N₂H₄, and plasmas thereof.

[0059] In some embodiments, the spacer 320 forms conformally on at least one feature. As used herein, the term "conformal", or "conformally", refers to a layer that adheres to and uniformly covers exposed surfaces with a thickness having a variation of less than 5% relative to the average thickness of the film. For example, a 1,000 Å thick film would have less than 50 Å variations in thickness. This thickness and

variation includes edges, corners, sides, and the bottom of recesses. For example, a conformal layer deposited by ALD in various embodiments of the disclosure would provide coverage over the deposited region of essentially uniform thickness on complex surfaces.

5 **[0060]** In some embodiments, the spacer 320 is a continuous film. As used herein, the term "continuous" refers to a layer that covers an entire exposed surface without gaps or bare spots that reveal material underlying the deposited layer. A continuous layer may have gaps or bare spots with a surface area less than about 1% of the total surface area of the film.

10 **[0061]** Accordingly, one or more embodiments of the disclosure are directed to processing methods utilizing a batch processing chamber like that shown in FIG. 5. For formation of the low-k vanadium oxide layer, a substrate 60 having a gate electrode is placed into the processing chamber which has a plurality of processing regions 250 (also referred to as sections), each processing region separated from
15 adjacent processing regions by a gas curtain 150. At least a portion of the substrate surface is exposed to a first process condition in a first processing region 250a of the processing chamber. The first process condition of some embodiments comprises a vanadium-containing precursor.

20 **[0062]** The substrate surface is laterally moved through a gas curtain 150 to a second processing region 250b of the processing chamber. The substrate surface is exposed to a second process condition in the second processing region 250b. The second process condition of some embodiments comprises a reactant to form a film with the vanadium-containing precursor, the film comprising a species according to VO_x , wherein x is in the range of 1-3.

25 **[0063]** Optionally, the substrate surface is laterally moved through a gas curtain 150 to a third processing region 250c of the processing chamber. The substrate surface can then be exposed to a third process condition in the third processing region 250c. The third process condition of some embodiments comprises a second reactant that optionally includes a dopant.

[0064] In some embodiments, the substrate is exposed to additional first, second, and optional third process conditions to form a film with a predetermined film thickness.

5 **[0065]** According to one or more embodiments, the substrate is subjected to processing prior to and/or after forming the layer. This processing can be performed in the same chamber or in one or more separate processing chambers. For formation of the silicon nitride or oxide layers before and after formation of the vanadium oxide layer, a substrate 60 having a gate electrode is placed into the processing chamber which has a plurality of processing regions 250 (also referred to as sections), each
10 processing region separated from adjacent processing regions by a gas curtain 150. At least a portion of the substrate surface is exposed to a first process condition in a first processing region 250a of the processing chamber. The first process condition of some embodiments comprises a silicon-containing precursor.

15 **[0066]** The substrate surface is laterally moved through a gas curtain 150 to a second processing region 250b of the processing chamber. The substrate surface is exposed to a second process condition in the second processing region 250b. The second process condition of some embodiments comprises a reactant optionally with plasma to form a film with the silicon-containing precursor, the film comprising a species of SiN or SiO.

20 **[0067]** The substrate surface is laterally moved through a gas curtain 150 to a third processing region 250c of the processing chamber. The substrate surface can then be exposed to a third process condition in the third processing region 250c. The third process condition of some embodiments comprises an inert gas such as Argon and a plasma such as RF plasma.

25 **[0068]** In some embodiments, the substrate is moved from the first chamber to a separate, second chamber for further processing. The substrate can be moved directly from the first chamber to the separate processing chamber, or it can be moved from the first chamber to one or more transfer chambers, and then moved to the separate processing chamber. Accordingly, the processing apparatus may comprise

multiple chambers in communication with a transfer station. An apparatus of this sort may be referred to as a "cluster tool" or "clustered system," and the like.

[0069] Generally, a cluster tool is a modular system comprising multiple chambers which perform various functions including substrate center-finding and orientation, degassing, annealing, deposition and/or etching. According to one or more embodiments, a cluster tool includes at least a first chamber and a central transfer chamber. The central transfer chamber may house a robot that can shuttle substrates between and among processing chambers and load lock chambers. The transfer chamber is typically maintained at a vacuum condition and provides an intermediate stage for shuttling substrates from one chamber to another and/or to a load lock chamber positioned at a front end of the cluster tool. Two well-known cluster tools which may be adapted for the present disclosure are the Centura® and the Endura®, both available from Applied Materials, Inc., of Santa Clara, Calif. However, the exact arrangement and combination of chambers may be altered for purposes of performing specific steps of a process as described herein. Other processing chambers which may be used include, but are not limited to, cyclical layer deposition (CLD), atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), etch, pre-clean, chemical clean, thermal treatment such as RTP, plasma nitridation, degas, orientation, hydroxylation and other substrate processes. By carrying out processes in a chamber on a cluster tool, surface contamination of the substrate with atmospheric impurities can be avoided without oxidation prior to depositing a subsequent film.

[0070] According to one or more embodiments, the substrate is continuously under vacuum or "load lock" conditions, and is not exposed to ambient air when being moved from one chamber to the next. The transfer chambers are thus under vacuum and are "pumped down" under vacuum pressure. Inert gases may be present in the processing chambers or the transfer chambers. In some embodiments, an inert gas is used as a purge gas to remove some or all of the reactants. According to one or more embodiments, a purge gas is injected at the exit of the deposition chamber to prevent reactants from moving from the deposition chamber to the transfer chamber and/or

additional processing chamber. Thus, the flow of inert gas forms a curtain at the exit of the chamber.

[0071] The substrate can be processed in single substrate deposition chambers, where a single substrate is loaded, processed and unloaded before another substrate is processed. The substrate can also be processed in a continuous manner, similar to a conveyer system, in which multiple substrate are individually loaded into a first part of the chamber, move through the chamber and are unloaded from a second part of the chamber. The shape of the chamber and associated conveyer system can form a straight path or curved path. Additionally, the processing chamber may be a carousel in which multiple substrates are moved about a central axis and are exposed to deposition, etch, annealing, cleaning, etc. processes throughout the carousel path.

[0072] During processing, the substrate can be heated or cooled. Such heating or cooling can be accomplished by any suitable means including, but not limited to, changing the temperature of the substrate support and flowing heated or cooled gases to the substrate surface. In some embodiments, the substrate support includes a heater/cooler which can be controlled to change the substrate temperature conductively. In one or more embodiments, the gases (either reactive gases or inert gases) being employed are heated or cooled to locally change the substrate temperature. In some embodiments, a heater/cooler is positioned within the chamber adjacent the substrate surface to convectively change the substrate temperature.

[0073] The substrate can also be stationary or rotated during processing. A rotating substrate can be rotated continuously or in discrete steps. For example, a substrate may be rotated throughout the entire process, or the substrate can be rotated by a small amount between exposures to different reactive or purge gases. Rotating the substrate during processing (either continuously or in steps) may help produce a more uniform deposition or etch by minimizing the effect of, for example, local variability in gas flow geometries.

[0074] In atomic layer deposition type chambers, the substrate can be exposed to the first and second precursors either spatially or temporally separated processes.

Temporal ALD is a traditional process in which the first precursor flows into the chamber to react with the surface. The first precursor is purged from the chamber before flowing the second precursor. In spatial ALD, both the first and second precursors are simultaneously flowed to the chamber but are separated spatially so that there is a region between the flows that prevents mixing of the precursors. In spatial ALD, the substrate is moved relative to the gas distribution plate, or vice-versa.


[0075] In embodiments, where one or more of the parts of the methods takes place in one chamber, the process may be a spatial ALD process. Although one or more of the chemistries described above may not be compatible (*i.e.*, result in reaction other than on the substrate surface and/or deposit on the chamber), spatial separation ensures that the reagents are not exposed to each in the gas phase. For example, temporal ALD involves the purging the deposition chamber. However, in practice it is sometimes not possible to purge all of the excess reagent out of the chamber before flowing in additional reagent. Therefore, any leftover reagent in the chamber may react. With spatial separation, excess reagent does not need to be purged, and cross-contamination is limited. Furthermore, a lot of time can be taken to purge a chamber, and therefore throughput can be increased by eliminating the purge step.

[0076] Examples

Example 1

[0077] **Atomic layer deposition of vanadium oxide thin film by spatial ALD:** Vanadium oxide thin film is fabricated by using VOTP+H₂O+H₂ as precursors in a spatial ALD platform according to FIGS. 1-5. Vanadium oxytri-isopropoxide (VOTP) is a vanadium precursor, H₂O is an oxidant, and H₂ is a third reactant. With reference to FIG. 5, VOTP with an inert gas carrier (N₂ or Ar) flows through the first processing region 250a, H₂O with gas carrier (N₂ or Ar) or without flows through second processing region 250b, and H₂ with diluent (N₂ or Ar) or without flows through third processing region 250c. Fourth processing region 250d may have purge flow or flow of gases such as B₂H₆ or Si₂H₆, or a film treatment condition such as high temperature or plasma. The conditions in the first through fourth processing regions 250a-250d can be repeated in the fifth through eighth processing regions 250e-250h so that one

rotation exposes the wafer to two ALD cycles. A precursor flow for VOTP is 500 sccm with Ar with a bubbler temperature of 100 °C. Feed lines are heated to be at a slightly higher temperature than the bubbler to prevent condensation. H₂O with Ar carry flow is set between 100-500 sccm. H₂ flow is set between 100-1000 sccm. Deposition is carried out at a temperature of about 180 °C (may range from 25 °C or room temperature to 600 °C) and without any plasma (plasma may also be used). Process pressure is 5 torr (2-100 torr range), pedestal is rotated at 20 RPM (1-100 RPM range), wafer spacing is 300 mils (100-10000 mils range). As the pedestal rotates, the wafer is sequentially exposed to the three different reactive gases resulting in film growth. The underlying representative chemical reaction is provided.



[0078] H₂ is utilized to control the oxygen content of the film to achieve predetermined properties. The film thus deposited using VOTP as a vanadium precursor has 'C' as a dopant (concentration can be varied by tuning process conditions) at up to 20 wt%. The resultant film has a dielectric constant in the range of 2 to 8, with the precise value determined by the exact composition of the film.

Example 2

[0079] Atomic layer deposition of a silicon nitride or oxide "sandwich" layer. A thin (10-50Å) silicon nitride or oxide layer is deposited twice, once prior to vanadium oxide and once after vanadium oxide thin film deposition in the same chamber. With reference to FIG. 5, one of the following Si precursors: SiH₄ or Si₂H₆ flows through the first processing region 250a. A nitrogen precursor, for example, NH₃ or N₂ or an oxygen precursor, for example, O₂ or O₃ flow through processing region 250b along with plasma (100-1000 W). Ar flows through processing region 250c along with RF plasma (100 – 1000W). Fourth processing region 250d has a purge flow. The conditions in the first through fourth processing regions 250a-250d can be repeated in the fifth through eighth processing regions 250e-250h so that one rotation exposes the wafer to two ALD cycles. The temperature of deposition ranges from 100 to 600 °C.

[0080] Reference throughout this specification to "one embodiment," "certain embodiments," "one or more embodiments" or "an embodiment" means that a

particular feature, structure, material, or characteristic described in connection with the embodiment is included in at least one embodiment of the disclosure. Thus, the appearances of the phrases such as "in one or more embodiments," "in certain embodiments," "in one embodiment" or "in an embodiment" in various places
5 throughout this specification are not necessarily referring to the same embodiment of the disclosure. Furthermore, the particular features, structures, materials, or characteristics may be combined in any suitable manner in one or more embodiments.

[0081] Although the disclosure herein has been described with reference to particular embodiments, it is to be understood that these embodiments are merely
10 illustrative of the principles and applications of the present disclosure. It will be apparent to those skilled in the art that various modifications and variations can be made to the method and apparatus of the present disclosure without departing from the spirit and scope of the disclosure. Thus, it is intended that the present disclosure include modifications and variations that are within the scope of the appended claims
15 and their equivalents.

What is claimed is:

1. A microelectronic device on a semiconductor substrate, the microelectronic device comprising:
 - 5 a gate electrode; and
 - a low-k dielectric film adjacent to the gate electrode, the low-k dielectric film comprising one or more species of vanadium oxide, which is optionally doped.
- 10 2. The microelectronic device of claim 1, wherein the low-k dielectric film has a dielectric constant (k) in the range of 1 to less than 8.
3. The microelectronic device of claim 1, wherein the gate electrode is one or more layers of dielectric silicon-containing film and the low-k dielectric film is
15 adjacent to the gate electrode as a spacer.
4. The microelectronic device of claim 3, wherein the spacer further comprises one or more films of silicon nitride or oxide adjacent to the low-k dielectric film.
- 20 5. The microelectronic device of claim 1, wherein the species of vanadium oxide are doped with one or more of the following dopants: carbon (C), nitrogen (N), silicon (Si), boron (B), and fluorine (F).
6. A processing method comprising:
 - 25 depositing a spacer adjacent to a gate electrode of a microelectronic device on a semiconductor substrate, the spacer comprising: a low-k dielectric film comprising one or more species of vanadium oxide, which is optionally doped, and an optional silicon nitride or oxide film.
- 30 7. The processing method of claim 6, wherein depositing the spacer comprises depositing a vanadium-containing precursor on a substrate surface of the

semiconductor substrate and optionally depositing silicon precursor followed by a nitrogen-containing or an oxygen-containing reactant.

- 5 8. The method of claim 6, wherein the low-k dielectric film comprises a species according to VO_x , wherein x is in the range of 1-3, and wherein the film comprises one or more dopants in an amount in the range of 0 to 50 atomic % of the film.
- 10 9. The method of claim 6, wherein depositing the low-k dielectric film comprises sequentially exposing the substrate surface to a vanadium-containing precursor and one or more reactants.
- 15 10. The method of claim 9, wherein vanadium-containing precursor comprises vanadium oxytri-isopropoxide and the reactants comprise one or more of: O_2 , O_3 , H_2O , H_2O_2 , H_2 , N_2 , NH_3 , C_3H_6 , C_2H_2 , C_2H_4 , B_2H_6 , Si_2H_6 , SiH_4 , SiF_4 , or $SiHF_x$.
- 20 11. The method of claim 6, wherein the low-k dielectric film has a dielectric constant (k) in the range of 1 to less than 8.
- 25 12. A processing method comprising:
 - placing a semiconductor substrate having a substrate surface into a processing chamber comprising a plurality of sections, each section separated from adjacent sections by a gas curtain;
 - optionally exposing at least a portion of the substrate surface to a first process condition in a first section of the processing chamber, the first process condition comprising a silicon-containing precursor;
 - laterally moving the substrate surface through a gas curtain to a second section of the processing chamber;
 - 30 optionally exposing at least a portion of the substrate surface to a second process condition in a second section of the processing chamber, the second process condition comprising a nitrogen-containing or oxygen-

- containing precursor to form a film with the silicon-containing precursor optionally with a plasma;
- optionally repeating exposure to the first section and the second section, including lateral movement of the substrate surface to form a silicon nitride or oxide film.
- 5 laterally moving the substrate surface through a gas curtain to a third section of the processing chamber;
- exposing at least a portion of the substrate surface to a third process condition in a third section of the processing chamber, the third process condition comprising a vanadium-containing precursor;
- 10 laterally moving the substrate surface through a gas curtain to a fourth section of the processing chamber;
- exposing the substrate surface to a fourth process condition in the fourth section of the processing chamber, the fourth process condition comprising a first reactant to form a film with the vanadium-containing precursor, the film comprising a species according to VO_x , wherein x is in the range of 1-3;
- 15 optionally laterally moving the substrate surface through a gas curtain to a fifth section of the processing chamber;
- 20 optionally exposing the substrate surface to a fifth process condition in the fifth section of the processing chamber, the fifth process condition comprising a second reactant; and
- repeating exposure to the third section, the fourth section, and the optional fifth section including lateral movement of the substrate surface to form a low-k dielectric film optionally on the silicon nitride or oxide film; and
- 25 optionally repeating exposure to the first section and the second section, including lateral movement of the substrate surface to form a second silicon nitride or oxide film on the low-k-dielectric film.
- 30 13. The processing method of claim 12, wherein a microelectronic device is on the semiconductor substrate, the microelectronic device comprising a gate

electrode and the low-k dielectric film and the optional silicon nitride or oxide film are deposited adjacent to the gate electrode as a spacer.

14. The method of claim 12, wherein vanadium-containing precursor comprises
5 vanadium oxytri-isopropoxide and the first and second reactants independently
comprise one or more of: O₂, O₃, H₂O, H₂O₂, H₂, N₂, NH₃, C₃H₆, C₂H₂, C₂H₄,
B₂H₆, Si₂H₆, SiH₄, SiF₄, or SiHF_x.
15. The method of claim 12, wherein the low-k dielectric film has a dielectric
10 constant (k) in the range of 1 to less than 8.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

5/5




FIG. 6




FIG. 7

A. CLASSIFICATION OF SUBJECT MATTER**H01L 21/8234(2006.01)i, H01L 21/768(2006.01)i, H01L 21/28(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 21/8234; H01L 21/4763; H01L 21/336; H01L 23/48; H05K 3/00; H01L 21/8238; H01L 27/092; H01L 21/00; H01L 21/768; H01L 21/28

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & keywords: spacer, sidewall, vanadium, dielectric constant, doping, precursor, chamber

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2012-0181617 A1 (ZHIJIONG LUO et al.) 19 July 2012	1-11
A	See paragraphs [0015]-[0022], claim 1 and figures 2-6.	12-15
Y	US 2001-0050439 A1 (CAROLE D. GRAAS et al.) 13 December 2001	1-11
A	See paragraph [0085] and figure 2F.	
A	US 2010-0170868 A1 (QIN LIN et al.) 08 July 2010	1-15
A	See paragraphs [0025]-[0040] and figure 1.	
A	US 2007-0004049 A1 (HAYATO NASU et al.) 04 January 2007	1-15
A	See paragraph [0063] and figure 7.	
A	US 2007-0275532 A1 (DURESETI CHIDAMBARRAO et al.) 29 November 2007	1-15
A	See paragraphs [0043]-[0046] and figure 1C.	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

26 July 2017 (26.07.2017)

Date of mailing of the international search report

27 July 2017 (27.07.2017)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea



Facsimile No. +82-42-481-8578

Authorized officer

CHOI, Sang Won

Telephone No. +82-42-481-8291



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2017/028315

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2012-0181617 A1	19/07/2012	CN 102110651 A CN 102110651 B US 8470662 B2 WO 2011-079604 A1	29/06/2011 29/01/2014 25/06/2013 07/07/2011
US 2001-0050439 A1	13/12/2001	US 2001-0001724 A1 US 2001-0026004 A1 US 2001-0031560 A1 US 2001-0045653 A1 US 2001-0055868 A1 US 2002-0038911 A1 US 2002-0053694 A1 US 2002-0080668 A1 US 2002-0098672 A1 US 2002-0102806 A1 US 2002-0108565 A1 US 6352890 B1 US 6355983 B2 US 6373088 B2 US 6376344 B1 US 6380008 B2 US 6381718 B1 US 6395640 B2 US 6566211 B2 US 6615391 B2 US 6627558 B2 US 6645821 B2 US 6750543 B2 US 6921962 B1	24/05/2001 04/10/2001 18/10/2001 29/11/2001 27/12/2001 04/04/2002 09/05/2002 27/06/2002 25/07/2002 01/08/2002 15/08/2002 05/03/2002 12/03/2002 16/04/2002 23/04/2002 30/04/2002 30/04/2002 28/05/2002 20/05/2003 02/09/2003 30/09/2003 11/11/2003 15/06/2004 26/07/2005
US 2010-0170868 A1	08/07/2010	CA 2747068 A1 CA 2747068 C CN 102272333 A EP 2374145 A2 EP 2385991 A1 EP 2385991 B1 JP 2012-514451 A JP 2012-514762 A JP 5785095 B2 KR 10-2011-0111473 A TW 201033739 A US 2010-0173311 A1 US 8206929 B2 US 9640396 B2 WO 2010-079127 A1 WO 2010-080789 A2 WO 2010-080789 A3	15/07/2010 08/04/2014 07/12/2011 12/10/2011 16/11/2011 17/05/2017 28/06/2012 28/06/2012 24/09/2015 11/10/2011 16/09/2010 08/07/2010 26/06/2012 02/05/2017 15/07/2010 15/07/2010 04/11/2010
US 2007-0004049 A1	04/01/2007	CN 100466288 C	04/03/2009

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2017/028315Patent document
cited in search reportPublication
datePatent family
member(s)Publication
date

US 2007-0275532 A1

29/11/2007

CN 1893114 A
JP 2007-012922 A
JP 4851740 B210/01/2007
18/01/2007
11/01/2012CN 101079380 A
TW 200805573 A28/11/2007
16/01/2008