(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
02 August 2018 (02.08.2018)

WIPO | PCT

(10) International Publication Number
WO 2018/137139 A1

(51) International Patent Classification:
H01L 27/15 (2006.01)

(21) International Application Number:
PCT/CN2017/072483

(22) International Filing Date:
24 January 2017 (24.01.2017)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant: **GOERTEK. INC** [CN/CN]; 268 Dongfang Road, Hi-Tech Industry District, Weifang, Shandong 261031 (CN).

(72) Inventors: **ZOU, Quanbo**; 268 Dongfang Road, Hi-Tech Industry District, Weifang, Shandong 261031 (CN). **CHEN, Peixuan**; 268 Dongfang Road, Hi-Tech Industry District, Weifang, Shandong 261031 (CN). **FENG, Xiangxu**; 268 Dongfang Road, Hi-Tech Industry District, Weifang, Shandong 261031 (CN).

(74) Agent: **BEYOND TALENT PATENT AGENT FIRM**; Room 1202, Kuntai Building, #10 Chaoyangmenwai Str., Chaoyang District, Beijing 100020 (CN).

(81) Designated States *(unless otherwise indicated, for every kind of national protection available)*: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States *(unless otherwise indicated, for every kind of regional protection available)*: ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:
— *with international search report (Art. 21(3))*

(54) Title: MICRO-LED DEVICE, DISPLAY APPARATUS AND METHOD FOR MANUFACTURING A MICRO-LED DEVICE




FIG. 3

(57) Abstract: A micro-LED device, a display apparatus and a method for manufacturing a micro-LED device. The micro-LED device comprises: a growth substrate (101); a plurality of vertical micro-LEDs formed on the growth substrate (101); a first type electrode (114) formed on top of each of the vertical micro-LEDs; and a second type electrode (108) formed on side surface of each of the vertical micro-LEDs. The fabrication thereof may be simplified.

WO 2018/137139 A1

MICRO-LED DEVICE, DISPLAY APPARATUS AND METHOD FOR MANUFACATURING A MICRO-LED DEVICE

FIELD OF THE INVENTION

The present invention relates to the technical field of micro-LED, and more specifically, to a micro-LED device, a display apparatus and a method for manufacturing a micro-LED device.

BACKGROUND OF THE INVENTION

The micro-LED technology refers to the LED array of small size integrated on a substrate with high density. Currently, the micro-LED technology is starting development, and it is expected in the industry that a high-quality micro-LED product comes into the market. High-quality micro-LEDs will have a deep affection on the conventional display products such as LCD/OLED that have already been put into the market.

Generally, a micro-LED is formed on a growth substrate through epitaxy growth. In the prior art, there are two kinds of structure for a micro-LED. The first one is a lateral structure and the second one is a vertical structure.

Fig. 1 shows a plurality of micro-LEDs with a lateral structure (or lateral micro-LEDs) formed on a growth substrate 11. As shown in Fig. 1, a lateral micro-LED includes an un-doped epitaxy layer 12, a N-type doped layer 17 which includes a N-type heavily doped sub-layer (shown in dark), a multiple quantum well layer 14 and a P-type doped layer 16. A N-metal electrode 13 and a P-metal electrode 15 are formed on top of the N-type heavily doped layer and the P-type doped layer 16, respectively.

Fig. 2 shows a plurality of micro-LEDs with a vertical structure (or vertical micro-LEDs) formed on a growth substrate 21. As shown in Fig. 1, a vertical micro-LED includes, in sequence from the growth substrate 21, an un-doped epitaxy layer 22, a N-type doped layer 27 which includes a N-type heavily doped sub-layer (shown in dark), a multiple quantum well layer 24 and a P-type doped layer 26. A P-metal electrode 25 is formed on top of the P-type doped layer 26.

Compared with a vertical micro-LED, a lateral micro-LED has a relatively larger size

and thus the resolution may be lowered. In addition, the manufacturing of a lateral micro-LED requires at least two steps of epitaxy etching to form a mesa and a trench, and thus the fabrication may be complicated.

Typically, only P-metal electrode (or a pad or a contact) may be formed on a vertical micro-LED structure on a growth substrate. The vertical micro-LED shall be transferred to a receiving substrate, and then the N-side thereof shall be thinned and/or etched to make a N-metal electrode. The fabrication process for a vertical micro-LED may be complicated, and thus a yield/cost issue may b arise.

Therefore, there is a demand in the art that a new solution for processing the sensing signal of a sensor shall be proposed to address at least one of the problems in the prior art.

SUMMARY OF THE INVENTION

One object of this invention is to provide a new technical solution for a micro-LED device.

According to a first aspect of the present invention, there is provided a micro-LED device, comprising: a growth substrate; a plurality of vertical micro-LEDs formed on the growth substrate; a first type electrode formed on top of each of the vertical micro-LEDs; and a second type electrode formed on side surface of each of the vertical micro-LEDs.

Alternatively or optionally, the vertical micro-LEDs include at least one of green and blue vertical micro-LEDs, the growth substrate is a sapphire substrate, and the vertical micro-LEDs output light via the growth substrate.

Alternatively or optionally, each of the vertical micro-LEDs with vertical structure includes, in sequence above the growth substrate, a second type doped region, a multiple quantum well layer and a first type doped region, the second type doped region includes a second type heavily doped region, and the second type electrode covers a side surface of the second type heavily doped region.

Alternatively or optionally, the first type electrode is a P-type electrode, the second type electrode is a N-type electrode, the first type doped region is a P-type doped region and the

second type doped region is a N-type doped region.

Alternatively or optionally, a dielectric layer is formed on surface of the vertical micro-LEDs, and the dielectric layer is a Distributed Bragg Reflector.

Alternatively or optionally, the second type electrode is a conductive layer lower than the multiple quantum well layer, and at least one of a dielectric layer or a planarization layer is formed on the conductive layer.

Alternatively or optionally, a control circuitry is formed above the vertical micro-LEDs, or the vertical micro-LEDs is bonded to an integrated circuit driver via a conductive bond layer.

According to a second aspect of the present invention, there is provided a display apparatus, including at least one micro-LED device according to an embodiment.

Alternatively or optionally, it includes a red micro-LED device with red micro-LEDs, a green micro-LED device with green micro-LEDs and a blue micro-LED device with blue micro-LEDs as light sub-sources, and light from the red, green and blue micro-LED devices are combined through an optical system; and wherein at least one of the green micro-LED device and the blue micro-LED device is the micro-LED device according to an embodiment.

According to a third aspect of the present invention, there is provided a method for manufacturing a micro-LED device, comprising: forming a plurality of vertical micro-LEDs on a growth substrate; forming a first type electrode on top of each micro-LED; and forming a second type electrode on side surface of each of the vertical micro-LEDs.

According to an embodiment of this invention, a finished device can be formed on a growth substrate. The fabrication thereof may be simplified.

Further features of the present invention and advantages thereof will become apparent from the following detailed description of exemplary embodiments according to the present invention with reference to the attached drawings.

BRIEF DISCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention and, together with the description thereof,

serve to explain the principles of the invention.

Fig. 1 is a schematic diagram of a plurality of prior art lateral micro-LEDs on a growth substrate.

Fig. 2 is a schematic diagram of a plurality of prior art vertical micro-LEDs on a growth substrate.

Fig. 3 is schematic diagram of a micro-LED device with a plurality of vertical micro-LEDs on a growth substrate according to an embodiment of the present invention.

Fig. 4 is schematic diagram of a micro-LED device with a plurality of vertical micro-LEDs on a growth substrate according to another embodiment of the present invention.

Fig. 5 is schematic diagram of a micro-LED device with a plurality of vertical micro-LEDs on a growth substrate according to another embodiment of the present invention.

Fig. 6 is schematic diagram of a micro-LED device with a plurality of vertical micro-LEDs on a growth substrate according to another embodiment of the present invention.

Fig. 7 is schematic diagram of a micro-LED device with a plurality of vertical micro-LEDs on a growth substrate according to another embodiment of the present invention.

Fig. 8 is schematic diagram of a display apparatus according to another embodiment of the present invention.

Fig. 9 is schematic diagram of a method for manufacturing a micro-LED device according to another embodiment of the present invention.

DETAILED DESCRIPTION OF THE EMBODIMENTS

Various exemplary embodiments of the present invention will now be described in detail with reference to the drawings. It should be noted that the relative arrangement of the components and steps, the numerical expressions, and numerical values set forth in these embodiments do not limit the scope of the present invention unless it is specifically stated otherwise.

The following description of at least one exemplary embodiment is merely

illustrative in nature and is in no way intended to limit the invention, its application, or uses.

Techniques, methods and apparatus as known by one of ordinary skill in the relevant art may not be discussed in detail but are intended to be part of the specification where appropriate.

In all of the examples illustrated and discussed herein, any specific values should be interpreted to be illustrative only and non-limiting. Thus, other examples of the exemplary embodiments could have different values.

Notice that similar reference numerals and letters refer to similar items in the following figures, and thus once an item is defined in one figure, it is possible that it need not be further discussed for following figures.

Embodiments and examples will be described below with reference to the drawings.

Fig. 3 is schematic diagram of a micro-LED device with a plurality of vertical micro-LEDs on a growth substrate according to an embodiment of the present invention. For example, the micro-LED device is a micro-LED display device.

As shown, in Fig. 3, the micro-LED device comprises: a growth substrate 101; a plurality of vertical micro-LEDs formed on the growth substrate 101; a first type electrode 114 formed on top of each of the vertical micro-LEDs; and a second type electrode 108 formed on side surface (or peripheral) of each of the vertical micro-LEDs.

The micro-LED device can be a light source for a display apparatus or for other devices which use such a light source.

In this embodiment, the micro-LEDs are made on a growth substrate to form a finished device. In this manner, a transfer to another receiving substrate may be omitted and thus the fabrication may be simplified. In addition, the influence of the transfer onto the micro-LEDs may be reduced. Furthermore, the micro-LEDs are vertical micro-LEDs and the size thereof can be reduced. For example, the definition of the device can be improved.

Optionally, since the second type electrode is formed on side surface of a vertical micro-LED, so that this electrode can be used for thermal dispersion of the micro-LED.

Accordingly, the thermal performance of such a device may be improved.

In an example, the vertical micro-LEDs are at least one of green and blue vertical micro-LEDs. The growth substrate 101 is a sapphire substrate. In this regard, the vertical micro-LEDs can output light via the growth substrate 101.

Compared with a prior art vertical micro-LED, no electrode is not formed on light emitting size of the micro-LED in Fig. 3, and the light can directly go though the sapphire substrate. The light emitting efficiency may be improved.

The other components of the vertical micro-LEDs can be the same as used in the prior art. For example, as shown in Fig. 3, each of the vertical micro-LEDs includes, in sequence above the growth substrate, an un-doped epitaxy layer 109, a second type doped region 111, a multiple quantum well layer 112 and a first type doped region 113. The second type doped region 111 may include a second type heavily doped region 110. It shall be understood by a person skilled in the art that, the first type electrode 114 may formed on top of the first type doped region 113. A dielectric layer 102 may be formed surface of the vertical micro-LEDs, for electric insulation. A planarization layer 103 may be formed for planarization of the device. Pads 106, 105 may be formed on the planarization layer 103 and be connected with the first and second type electrodes 114, 108, respectively, through vertical interconnection vias 104. It shall be appreciated by a person skilled in the art that the dielectric layer 102 and the planarization layer 103 may be merged in some examples.

It shall be understood by a person skilled in the art that, the second type electrode will be in contact with second type heavily doped region 110, and thus it may covers a side surface of the second type heavily doped region. It shall be also understood by a person skilled in the art that, the second type electrode is lower than the multiple quantum well layer 112, since the first type electrode is connected with the first type doped region.

For example, the first type electrode 114 is a P-type electrode (or P-metal), the second type electrode 108 is a N-type electrode, the first type doped region 113 is a P-type doped region and the second type doped region 111 is a N-type doped region.

In an example, the dielectric layer 102 may be a Distributed Bragg Reflector (DBR).

In this manner, the light produced by a vertical micro-LED may be prevented from emitting to other directions except the direction the growth substrate 101. Accordingly, the light emitting efficiency may be improved.

Fig. 4 shows schematic diagram of a micro-LED device with a plurality of vertical micro-LEDs on a growth substrate according to another embodiment of the present invention.

The difference between Fig. 4 and Fig. 3 lies in that the second type doped region 111 is directly formed on the growth substrate 101, without a un-doped epitaxy layer 109. The other components of Fig. 4 are the same as those of Fig. 3 and thus are omitted.

Fig. 5 is schematic diagram of a micro-LED device with a plurality of vertical micro-LEDs on a growth substrate according to another embodiment of the present invention.

In Fig. 5, the second type electrode 108 is a conductive layer lower than the multiple quantum well layer 112. In this embodiment, the second type electrode 108 is not a coating on the peripheral of a vertical micro-LED, and is a layer deposited between the vertical micro-LEDs. At least one of a dielectric layer 102 or a planarization layer 103 is formed on the conductive layer 108. The other components of Fig. 5 are the same as those of Fig. 3 or 4 and thus are omitted.

In this embodiment, a conductive layer 108 is used as a common electrode. This may improve the thermal dispersion of the device. Furthermore, the fabrication for the device may further be simplified.

Fig. 6 is schematic diagram of a micro-LED device with a plurality of vertical micro-LEDs on a growth substrate according to another embodiment of the present invention.

In Fig. 6, a control circuitry 216 is formed above the vertical micro-LEDs. The control circuitry 216 may be connected with the pads 105, 106 via a bonding layer 215. The control circuitry 216 may include thin film transistors (TFTs) 217.

The other components of Fig. 6 may be the same as those of Fig. 3, 4 or 5 and thus

are omitted.

Fig. 7 is schematic diagram of a micro-LED device with a plurality of vertical micro-LEDs on a growth substrate according to another embodiment of the present invention.

In Fig. 7, the vertical micro-LEDs are bonded to an integrated circuit (IC) driver 317 via a conductive bond layer 315. For example, the conductive bond layer 315 connects the pads 105, 106 to a dielectric layer 316 with interconnections. The IC driver 317 is mounted on the dielectric layer 316 with interconnections. For example, the IC driver 317 is formed on a silicon substrate 318.

The other components of Fig. 7 may be the same as those of Fig. 3, 4 or 5 and thus are omitted.

The above micro-LED device may be used or included in a display apparatus, as a light source. For example, the display apparatus may include functionalities other than the display.

For example, the display apparatus may be a monochromatic display apparatus. The above micro-LED device may be directly used a light source thereof.

Alternatively, the display apparatus can be a full color display apparatus. Fig. 8 shows a schematic diagram of such a display apparatus.

For example, as shown in Fig. 8, the display apparatus includes a red micro-LED device 402r with red micro-LEDs, a green micro-LED device 402g with green micro-LEDs and a blue micro-LED device 402b with blue micro-LEDs as light sub-sources. The micro-LED devices are mounted on a substrate 401. Light from the red, green and blue micro-LED devices 402r, 402g, 402b are combined through an optical system. The optical system may includes mirrors 403, 405 and an optical component 404 which can transmits one of the red, green and blue light and reflects the other color lights. For example, the optical component 404 may include dichroic mirrors.

In the prior art, it is relatively easier to manufacture a red micro-LED device. So, the red micro-LED device may be that of the prior art. At least one of the green micro-LED device and the blue micro-LED device is the micro-LED device as described above.

Fig. 9 shows schematic diagram of a method for manufacturing a micro-LED device according to another embodiment of the present invention.

As shown in Fig. 9, at step 1100, a plurality of vertical micro-LEDs are formed on a growth substrate.

This step may be the same as that in the prior art. It may include an epitaxy growth, micro-LED patterning on the growth substrate, epitaxy trench etching and so on. The detailed description thereof is omitted.

At step S1200, a first type electrode is formed on top of each micro-LED. Generally, the first type electrode is a P-type electrode, and it may be formed through patterning.

At step S1300, a second type electrode is formed on a side surface of each vertical micro-LED. The second type electrode may be a N-type electrode. For example, it may be formed on bottom side of the vertical micro-LEDs through patterning.

In this method, a side-contact electrode is introduced so that a finished device can be formed using a growth substrate.

The subsequent processes may be similar with those in the prior art. For example, a dielectric layer and a planarization layer may be deposited on the growth substrate and the vertical micro-LEDs. The dielectric layer and the planarization layer may be combined, for example. Then, vias may be formed in the dielectric layer and the planarization layer and be connected to the electrodes. Pads may be formed on top of the planarization layer and be connected with the vias.

Optionally, a control circuitry with TFTs may be built up on top of the vertical micro-LEDs. Alternatively, an IC driver may be bonded to the pads to control and drive the micro-LED device.

Although some specific embodiments of the present invention have been

demonstrated in detail with examples, it should be understood by a person skilled in the art that the above examples are only intended to be illustrative but not to limit the scope of the present invention.

CLAIMS

What is claimed is:

1. A micro-LED device, comprising:

a growth substrate;

a plurality of vertical micro-LEDs formed on the growth substrate;

a first type electrode formed on top of each of the vertical micro-LEDs; and

a second type electrode formed on side surface of each of the vertical micro-LEDs.

2. The micro-LED device according to claim 1, wherein the vertical micro-LEDs include at least one of green and blue vertical micro-LEDs, the growth substrate is a sapphire substrate, and the vertical micro-LEDs output light via the growth substrate.

3. The micro-LED device according to claim 1, wherein each of the vertical micro-LEDs with vertical structure includes, in sequence above the growth substrate, a second type doped region, a multiple quantum well layer and a first type doped region, the second type doped region includes a second type heavily doped region, and the second type electrode covers a side surface of the second type heavily doped region.

4. The micro-LED device according to claim 3, wherein the first type electrode is a P-type electrode, the second type electrode is a N-type electrode, the first type doped region is a P-type doped region and the second type doped region is a N-type doped region.

5. The micro-LED device according to claim 1, wherein a dielectric layer is formed on surface of the vertical micro-LEDs, and the dielectric layer is a Distributed Bragg Reflector.

6. The micro-LED device according to claim 4, wherein the second type electrode is a conductive layer lower than the multiple quantum well layer, and at least one of a dielectric layer or a planarization layer is formed on the conductive layer.

7. The micro-LED device according to claim 1, wherein a control circuitry is formed above the vertical micro-LEDs, or the vertical micro-LEDs is bonded to an integrated circuit driver via a conductive bond layer.

8. A display apparatus, including at least one micro-LED device according to any of claims 1-7.

9. The display apparatus according to claim 8, wherein it includes a red micro-LED device with red micro-LEDs, a green micro-LED device with green micro-LEDs and a blue micro-LED device with blue micro-LEDs as light sub-sources, and light from the red, green and blue micro-LED devices are combined through an optical system; and

wherein at least one of the green micro-LED device and the blue micro-LED device is the micro-LED device according to any of claims 1-7.

10. A method for manufacturing a micro-LED device, comprising:

forming a plurality of vertical micro-LEDs on a growth substrate;

forming a first type electrode on top of each micro-LED; and

forming a second type electrode on side surface of each of the vertical micro-LEDs.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7



403
404
405
402r
402b
402g
401

FIG. 8



Start
forming a plurality of micro-LEDs with vertical structure on a growth substrate
S1100
forming a first type electrode on top of each micro-LED
S1200
forming a second type electrode on a side surface of each micro-LED
S1300
End

FIG. 9

INTERNATIONAL SEARCH REPORT

International application No.
PCT/CN2017/072483

A. CLASSIFICATION OF SUBJECT MATTER

H01L 27/15(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 27/-

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

CNPAT, CNKI, WPI, EPODOC: Goertek, led?, diode?, vertical, electrode?, side, surface?, doped, multiple w quantum w well?, MQW, display+, bond+

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	CN 102479797 A (RAINBOW OPTOELECTRONICS MATERIAL SHANGHAI CO., LTD.) 30 May 2012 (2012-05-30) description, paragraphs [0007]-[0010]、[0024]-[0033], figures 1-8、10	1-5, 7, 10
Y	CN 102479797 A (RAINBOW OPTOELECTRONICS MATERIAL SHANGHAI CO., LTD.) 30 May 2012 (2012-05-30) description, paragraphs [0007]-[0010]、[0024]-[0033], figures 1-8、10	6, 8-9
Y	CN 105336827 A (FOCUS LIGHTINGS SCIENCE & TECHNOLOGY CO., LTD.) 17 February 2016 (2016-02-17) description, paragraphs [0002]、[0029]-[0041], figures 1-3	6, 8-9
X	CN 102479914 A (RAINBOW OPTOELECTRONICS MATERIAL SHANGHAI CO., LTD.) 30 May 2012 (2012-05-30) description, paragraphs [0025]-[0033], figures 1-9	1-5, 7, 10
A	CN 205790049 U (TIANJIN SAN'AN OPTOELECTRONICS CO., LTD.) 07 December 2016 (2016-12-07) the whole document	1-10
A	US 2008179605 A1 (TAKASE, YUJI ET AL.) 31 July 2008 (2008-07-31) the whole document	1-10

☑ Further documents are listed in the continuation of Box C. ☑ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
27 September 2017	**27 October 2017**

Name and mailing address of the ISA/CN	Authorized officer
STATE INTELLECTUAL PROPERTY OFFICE OF THE P.R.CHINA **6, Xitucheng Rd., Jimen Bridge, Haidian District, Beijing 100088** **China**	**GAO,Huimin**
Facsimile No. **(86-10)62019451**	Telephone No. **(86-10)61648146**

INTERNATIONAL SEARCH REPORT

International application No.
PCT/CN2017/072483

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2014008667 A1 (NANO AND ADVANCED MATERIALS INSTITUTE LIMITED) 09 January 2014 (2014-01-09) the whole document	1-10

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.
PCT/CN2017/072483

Patent document cited in search report			Publication date (day/month/year)	Patent family member(s)			Publication date (day/month/year)
CN	102479797	A	30 May 2012	None			
CN	105336827	A	17 February 2016	None			
CN	102479914	A	30 May 2012	None			
CN	205790049	U	07 December 2016	None			
US	2008179605	A1	31 July 2008	JP	2008211164	A	11 September 2008
US	2014008667	A1	09 January 2014	US	2011309378	A1	22 December 2011
				WO	2011071559	A1	16 June 2011
				US	8557616	B2	15 October 2013
				US	9349911	B2	24 May 2016
				US	2012223875	A1	06 September 2012
				US	8642363	B2	04 February 2014
				US	2014091993	A1	03 April 2014
				US	9041025	B2	26 May 2015