

**(19)**  
**(12)**

**(KR)**  
**(B1)**

**(51) . Int. Cl.<sup>7</sup>**  
**G11C 16/06**

<b>(45)</b>	<b>2005 01 06</b>
<b>(11)</b>	<b>10-0465064</b>
<b>(24)</b>	<b>2004 12 27</b>

<b>(21)</b>	<b>10-2002-0027480</b>	<b>(65)</b>	<b>10-2003-0089314</b>
<b>(22)</b>	<b>2002 05 17</b>	<b>(43)</b>	<b>2003 11 21</b>

**(73)**  
136-1

**(72)**  
108-102

**(74)**

:

**(54)**

가

2

NAND , , ISPP

1		
2	1	
3	2	
4	5	2
6	1	
7	1	
8	7	

100 :		110 :
120 :		121 :
122 :	1	123 : 2
124 :	1	125 : 2
200 :		210 :
220 :		230 :
300 :		310 :
320 :		330 :

, NAND  
(Step Pulse)

**EEPROM(Electrically Erasable and Programmable Read Only Memory)**

(Channel Hot Electron)( , 'CHE' )  
NOR

NAND  
mory with Incremental Step Pulse Programming Scheme(ISPP)  
ISPP

'95 ISSCC('A 3.3V 32Mb NAND Flash Me  
)) p128~' (Disclosure) .



(120) (FUSE1 FUSE4) (ON/OFF) (110)

(LPCLK) (LPRST) (LPRST) (HIGH)(F0 F3), (F0 F3) (F0 F3) (L F (Q

PRST) . , (120) (LPRST) (LPRST) (HIGH)(F0 F3), '1' ) (F0 F3) (F0 F3) (L F (Q

3) 0 Q3) , , (LOW)( , '0' ) (F0 F3) (121), 1 2 (122 123), 1

3 2 (124 125) , (I9) (F0 F3) (LPRST) 'D' (N1)( 2 (T1) (

, (121) 'S' ) NMOS (N5) (NM5) , (T1) (I1) (LPRST)

PMOS (PM5) . (LPCLK) (T2) (T2)

1 (122) 'CLK' (N5) (LPCLK) (ICLK) NMOS (PMOS) (PM

(Q0 Q3) (LPCLK)가 (I2 I3) (I2) (CLK)가 (I2) (CLKb)

NM6) 6) 2 (123) 'CINb' (122) (PM7) , (I4) (T3) (I9) (Q0 Q

3) 1 PMOS (PM7) , (I4) (T3) (T3) NMOS NMOS

(NM7) 1 (124) (N5) (L1 L2) , (I5 I6, I7 I8) (200)( 1 (T4) (L1 L

2) T4) (L1) PMOS (PM8) , (L2) (CLKb) 1 (122) NMOS (ICLK) (NM8)

2 (125) 'CINb' (LCOUTb0 LCOUTb3) (124) (F1) (Q0 Q3)

NOR (NOR) , (I10) (100)( 2 ( ) 4

1

&lt; 1&gt;

LPRST	LPCLK( )	Q3	Q2	Q1	Q0
1	0	1	1	1	1
0	1	1	1	1	0
0	2	1	1	0	1
0	3	1	1	0	0
0	4	1	0	1	1
0	5	1	0	1	0
0	6	1	0	0	1
0	7	1	0	0	0
0	8	0	1	1	1
0	9	0	1	1	0
0	10	0	1	0	1
0	11	0	1	0	0
0	12	0	0	1	1
0	13	0	0	1	0
0	14	0	0	0	1
0	15	0	0	0	0

LPRST	LPCLOCK( )	Q3	Q2	Q1	Q0
1	0	1	1	0	1
0	1	1	1	0	0
0	2	1	0	1	1
0	3	1	0	1	0
0	4	1	0	0	1
0	5	1	0	0	0
0	6	0	1	1	1
0	7	0	1	1	0
0	8	0	1	0	1
0	9	0	1	0	0

0	10	0	0	1	1
0	11	0	0	1	0
0	12	0	0	0	1
0	13	0	0	0	0
0	14	1	1	1	1
0	15	1	1	1	0

5 (F1 F4) (F2) (Cutting) (F2 OFF ), (LPCLK)  
 (F0 F3) 2 , (Q0 Q3) .  
 5 , (110)( 2 (F1 F4) (F2) (PM1 PM4) (F1, F3 F4) 'ON  
 , NMOS PMOS (NM1 NM4) (Vdd) (Vss) 가  
 , PMOS (P1 P4) (F2) 가  
 (120) (F1) 1  
 (F0, F2 F3) 'D' 가 , (F1) 'D' 가 1  
 (124)( 3 ) (F0 F3) (Q0 Q3) '1101' 가  
 0' , (LPCLK)가 (Q0 Q3) '1101' (100) 2  
 '1101', '1100', '1011', '1010', '1001', '1000',....., '1110'  
 , 4 5 (F0 F3) (100) (FUSE1 FUSE4) (ON/OFF  
 F) (200) , (F0 F3) (Q0 Q3) 6  
 6 , (I11 I14) (200) (F0 F3) (Q0 Q3) (Q0 Q3) (21  
 0) (220) (STEP0 STEP9) (210) (Q0 Q3) (220) .  
 NOR (NOR0 NOR9) , (Q0 Q3) (NOR9) (NOR10) (Q) (PGMEN)  
 (NOR0 NOR9) (230) NOR (NOR10 NOR11) (220) R-S(Reset-Set) (STEP0) STEP9) 가 , (Q0  
 Q3) (230) (PGMEN)가 '1' '1' (I15  
 ) (NOR9) NOR (NOR9) (NOR11) NOR 4 (STEP9) '1'  
 , (NOR9) 가 '1' (200) (Q0 Q3) (Q0 Q3) (STEP9) '1'  
 3 , 5 (Q0 Q3) 4

&lt; 3&gt;

LPCLK	Q3	Q2	Q1	Q0	STEP 9	STEP 8	STEP 7	STEP 6	STEP 5	STEP 4	STEP 3	STEP 2	STEP 1	STEP 0
0	1	1	1	1	0	0	0	0	0	0	0	0	0	1
1	1	1	1	0	0	0	0	0	0	0	0	0	1	0
2	1	1	0	1	0	0	0	0	0	0	0	1	0	0
3	1	1	0	0	0	0	0	0	0	0	1	0	0	0
4	1	0	1	1	0	0	0	0	0	1	0	0	0	0
5	1	0	1	0	0	0	0	0	1	0	0	0	0	0
6	1	0	0	1	0	0	0	1	0	0	0	0	0	0
7	1	0	0	0	0	0	1	0	0	0	0	0	0	0

8	0	1	1	1	0	1	0	0	0	0	0	0	0	0
9	0	1	1	0	1	0	0	0	0	0	0	0	0	0
10	0	1	0	1	0	0	0	0	0	0	0	0	0	0
11	0	1	0	0	0	0	0	0	0	0	0	0	0	0
12	0	0	1	1	0	0	0	0	0	0	0	0	0	0
13	0	0	1	0	0	0	0	0	0	0	0	0	0	0
14	0	0	0	1	0	0	0	0	0	0	0	0	0	0
15	0	0	0	0	0	0	0	0	0	0	0	0	0	0

&lt; 4&gt;

LPCLK	Q3	Q2	Q1	Q0	STEP 9	STEP 8	STEP 7	STEP 6	STEP 5	STEP 4	STEP 3	STEP 2	STEP 1	STEP 0
0	1	1	0	1	0	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	0	0	1	0	0
2	1	0	1	1	0	0	0	0	0	0	1	0	0	0
3	1	0	1	0	0	0	0	0	0	1	0	0	0	0
4	1	0	0	1	0	0	0	0	1	0	0	0	0	0
5	1	0	0	0	0	0	0	1	0	0	0	0	0	0
6	0	1	1	1	0	0	1	0	0	0	0	0	0	0
7	0	1	1	0	0	1	0	0	0	0	0	0	0	0
8	0	1	0	1	1	0	0	0	0	0	0	0	0	0
9	0	1	0	0	0	0	0	0	0	0	0	0	0	0
10	0	0	1	1	0	0	0	0	0	0	0	0	0	0
11	0	0	1	0	0	0	0	0	0	0	0	0	0	0
12	0	0	0	1	0	0	0	0	0	0	0	0	0	0
13	0	0	0	0	0	0	0	0	0	0	0	0	0	0
14	1	1	1	1	0	0	0	0	0	0	0	0	0	0
15	1	1	1	0	0	0	0	0	0	0	0	0	0	0

3) OR0)가 4 '1111' , (120)( 2 ) NOR (F0 F3) (NOR0 NOR9) (Q0 NOR (N  
 . , (F0 F3) (220) NOR 'STEP0', 'STEP1', 'STEP2', 'STEP3',....., 'STEP9'  
 . , (F0 F3) (NOR0 NOR9) (NOR1 NOR9)  
 20) NOR (NOR0 NOR9) (NOR2) (Q0 Q3) (NOR1)가 '1101' (2  
 F3) NOR (NOR1) NOR (NOR2) , (220) 'STEP1', 'ST  
 EP2', 'STEP3', 'STEP4',....., 'STEP9', 'STEP0'  
 . , (F0 F3) (220) (300)  
 7 (STEP0 STEP9) 7 (310), (Sense Amplifier; S/A)  
 (320), (330) (300) (310), (320)  
 0) (Va) (310) (220)( 6 ) NMOS (STEP0 STEP9) (R1  
 R12) , (R1 R12) (PGMEN) (R1 R2) NMOS (NM9 NM18) , (R1  
 (R12) (NM19) (R3 R12)

가 , (R3 R12) 가  
 8 (STEP0 STEP9)  
 (VPPI) (Delta V) 가 .  
 NMOS (NM9 NM18) .  
 (STEP0 STEP9) NMOS , (NM9 NM18)  
 ( , ) (R3 R12)

, STEP0 (R12) STEP9) (PGMEN) (STEP0)가 (R1 R11) NMOS, NMOS (NM19)가 (NM18)가 (Va) . 1 , , (

$$V_a = \frac{(R2+R3+R4+R5+R6+R7+R8+R9+R10+R11)}{R1+(R2+R3+R4+R5+R6+R7+R8+R9+R10+R11)} \times VPP$$

, (Vref) (320), (Va) (310) (Vref) (Va) (V) (VPP) (330) (VPP) (STEP0  
PP), (VPP), (330) (VPPI0 VPPI9) 가 .  
STEP9) (Delta V) , .  
,

(57)

1.

1

1

1

PMOS  
NMOS

3.

2

PMOS

NMOS

가

4

1

5

5


6.  
1 ,  
7.  
6 , ;  
1 1 ;  
1 2 ;  
8.  
7 ,  
9.  
7 , 1 , 1 ;  
1 2 ;  
10.  
7 , , 1 ; 2  
11.  
7 10 , 2  
12.  
13.  
1 NOR NOR ;  
14. , , NOR ;  
15.  
14 , R-S  
16.  
1 , , ;  
17.  
16 , , NMOS ;


NMOS


18.

17


가









4




5



6



7



8

