

(19)  
(12)

(KR)  
(B1)

(51) 。 Int. Cl.<sup>7</sup>  
G11C 16/06

(45)  
(11)  
(24)

2005 01 06  
10-0465064  
2004 12 27

(21)10-2002-0027480  
(22)2002 05 17

(65)  
(43)

10-2003-0089314  
2003 11 21

(73)

136 - 1

(72)

108 - 102

(74)

:

(54)

가

,

,

,

.

2

NAND , , ISPP

1  
2 1  
3 2  
4 5 2  
6 1  
7 1  
8 7

100 :  
 120 :  
 122 : 1  
 124 : 1  
 200 :  
 220 :  
 300 :  
 320 :  
 110 :  
 121 :  
 123 : 2  
 125 : 2  
 210 :  
 230 :  
 310 :  
 330 :

ISPP(Increment Step Pulse Program) NAND  
 (Step Pulse)  
 EEPROM(Electrically Erasable and Programmable Read Only Memory)  
 (Channel Hot Electron)( , 'CHE' )  
 NOR 가  
 NOR (Chip) CHE  
 가 , NOR  
 8  
 NOR (Fowler - Nordheim)( , 'F  
 -N' )  
 NAND ( , 'NAND  
 가  
 NAND NAN  
 D (Page) , 가 가  
 가 NAND  
 (Verify) 가 가 가 가  
 2 (Order) 가  
 가 100 가  
 가 가 10  
 가 가  
 가 가 가 가  
 (Program Threshold Voltage; Vt)( , ' 가 가 ' ) 가  
 NAND '95 ISSCC('A 3.3V 32Mb NAND Flash Me  
 mory with Incremental Step Pulse Programming Scheme(ISPP )) p128~' (Disclosure)  
 ISPP 가 가 가 가  
 가 ( , 가 ) 가  
 가 , ISPP 가  
 가 가  
 가 가

[illegible]

(120) (FUSE1 FUSE4) (ON/OFF) (110)  
 (LPCLK) (F0 F3)  
 (120) (F0 F3) (L  
 (LPRST) (HIGH)('1') (F0 F3) (F0 F3) (F  
 3) (LPRST) ('1') (F0 F3) (F0 F3) (Q  
 0 Q3) (LOW)('0') (F0 F3) (121), 1 2 (122 123), 1  
 3 2 (124 125) (I9) (LPRST) 'D' (N1)( 2 ) (L  
 (121) 'S' (N5) (NM5) (T1) (LPRST) (T1) (L  
 LPRST) NMOS (NM5) (I1) (LPRST)  
 PMOS (PM5) 'CLK' (LPCLK) 2 (123)  
 1 (122) (Q0 Q3) (N5) (T2) (T2)  
 (LPCLK)가 (I2 I3) (I2) (ICLK) NMOS (PM  
 NM6) (CLK)가 (I2) (CLKb) PMOS (PM  
 6) 2 (123) 'CINb' (I9) (Q0 Q  
 3) 1 (122) (T3) (T3) NMOS  
 PMOS (PM7) (I4)  
 (NM7)  
 1 (124) (N5) (200)( 1 )  
 (L1 L2) (L1 L2) (T4)  
 2) (I5 I6, I7 I8) (L1 L  
 T4) (L1) (L2) (CLKb) 1 (122) NMOS (ICLK)  
 PMOS (PM8) (NM8)  
 2 (125) 'CINb' 1 (124) (Q0 Q3)  
 (LCOUTb0 LCOUTb3) (F1) 'CINb'  
 NOR (NOR) (I10)  
 (100)( 2 ) 4  
 1

&lt; 1 &gt;

LPRST	LPCLK( )	Q3	Q2	Q1	Q0
1	0	1	1	1	1
0	1	1	1	1	0
0	2	1	1	0	1
0	3	1	1	0	0
0	4	1	0	1	1
0	5	1	0	1	0
0	6	1	0	0	1
0	7	1	0	0	0
0	8	0	1	1	1
0	9	0	1	1	0
0	10	0	1	0	1
0	11	0	1	0	0
0	12	0	0	1	1
0	13	0	0	1	0
0	14	0	0	0	1
0	15	0	0	0	0

4 (F1 F4) (Cutting) ( ON ), (LPCLK)  
(F0 F3) (Q0 Q3)  
4 1 (PM1 PM4) (F1 F4) 'ON' , (110)( 2 ) PM  
OS (NM1 NM4) (Vss) 가 , NMOS  
S (PM1 PM4) (Vdd) 가 (FUSE1 FUSE4) (F0 F3) 'D' PMO  
, PMOS (PM1 PM4) NMOS (NM1 NM4)  
가 , NMOS PMOS (PM1 PM4)  
(FUSE1 FUSE4) (Vss) (Pass)  
(FUSE1 FUSE4) NMOS (NM1  
NM4) (N1 N4) (F0  
F3)( 2 ) 'D'  
, (F0 F3) 'D' ( , ' ) (LPCLK) '1'  
(LPRST) (121)( 3 ) (N5) (N5)  
1 (124)( 3 ) (F0 F3) (Q0 Q3) '11  
11'  
, (F0 F3) (Q0 Q3)가 '1111' (LPRST)가 '0'  
, (F0 F3) (121) (T1) 'OFF' 가 ,  
'D' (N1) (LPCLK)가 (F0 F3) 'CLK' 가 ,  
, 1 (Q0 Q3) (I9)( 3 ) '0' 2 ( (F0 F3) 'CINb' 가 ,  
123)( 3 ) (F0) (LCOUTb0 LCOUTb2) 가 ,  
(F1 F3) 0 (Q0) 2 (123)가 ,  
1 (122) 1 (124) (F1 F3) , '0'  
(Q0) 2 (123)가 , (F0 F3) 1 (124) ( (Q0 Q3)  
L2) 0 가 , (F0 F3) (Q0 Q3) 'CINb'  
'1110' , (F0 F3) (LPCLK) 1 (Q0)  
가 '0' '1' '1' '0' (F1) (F0) (LCOU  
Tb0) (LPCLK) 2 (Q1)가 (F2)  
(F1) (LCOUTb1) (LPCLK) 4 (Q2)가 ,  
(F3) (F2) (LCOUTb2) (LPCLK) 8 (Q3)  
가 (100) 1  
'1111', '1110', '1101', '1100', '1011',....., '0000'  
(100) (Decrement)  
5

< 2 >

LPRST	LPCLK( )	Q3	Q2	Q1	Q0
1	0	1	1	0	1
0	1	1	1	0	0
0	2	1	0	1	1
0	3	1	0	1	0
0	4	1	0	0	1
0	5	1	0	0	0
0	6	0	1	1	1
0	7	0	1	1	0
0	8	0	1	0	1
0	9	0	1	0	0

0	10	0	0	1	1
0	11	0	0	1	0
0	12	0	0	0	1
0	13	0	0	0	0
0	14	1	1	1	1
0	15	1	1	1	0

5 (F1 F4) (F2) (Cutting) (F2 OFF ), (LPCLK)  
 5 (F0 F3) (Q0 Q3) (F1 F4) (F2) (F1, F3 F4) 'ON  
 , (110)( 2 ) PMOS (PM1 PM4) (Vss) 가  
 , NMOS (NM1 NM4) (Vdd) 가  
 , PMOS (P1 P4) (F2)  
 (F0, F2 F3) 'D' 가 , (F1) 'D' 가 1  
 (124)( 3 ) (F0 F3) (Q0 Q3) '1101' (LPRST)가 '  
 0' , (LPCLK)가 가 (100) 2  
 '1101', '1100', '1011', '1010', '1001', '1000',....., '1110'  
 , 4 5 (100) (FUSE1 FUSE4) (ON/OF  
 F) (F0 F3) (F0 F3) (Q0 Q3) 6  
 (200) (200) (F0 F3) (Q0 Q3) (21  
 6 (I11 I14) (STEP0 STEP9) (Q0 Q3) (220)  
 0) (220) (Q0 Q3) (210) (PGMEN)  
 NOR (NOR0 NOR9) , NOR (NOR9) NOR (NOR10) (Q)  
 (NOR0 NOR9) (230) , (230) NOR (I15) NOR  
 (230) NOR (NOR9) (PGMEN) 가 , (Q0  
 NOR (NOR10 NOR11) R-S(Reset-Set) (STEP0 STEP9) (Q0  
 (PGMEN) (220) Q3)  
 , (230) (PGMEN)가 '1' '1' (I15  
 ) (NOR9) NOR (NOR9) 가 '0' , NOR  
 (NOR9) 가 '1' (200) NOR (NOR11) (STEP9) '1'  
 3 , 5 (Q0 Q3) 4

&lt; 3&gt;

LPCLK	Q3	Q2	Q1	Q0	STEP 9	STEP 8	STEP 7	STEP 6	STEP 5	STEP 4	STEP 3	STEP 2	STEP 1	STEP 0
0	1	1	1	1	0	0	0	0	0	0	0	0	0	1
1	1	1	1	0	0	0	0	0	0	0	0	0	1	0
2	1	1	0	1	0	0	0	0	0	0	0	1	0	0
3	1	1	0	0	0	0	0	0	0	0	1	0	0	0
4	1	0	1	1	0	0	0	0	0	1	0	0	0	0
5	1	0	1	0	0	0	0	0	1	0	0	0	0	0
6	1	0	0	1	0	0	0	1	0	0	0	0	0	0
7	1	0	0	0	0	0	1	0	0	0	0	0	0	0

[illegible]

- 7 -

가 , (R3 R12) (STEP0 STEP9) 가 , , (VPPI) (Delta V) (NM9 NM18) (NM9 NM18) (R3 R12) NMOS (STEP0 STEP9) NMOS (R1 R2) (R3 R12) ( , NMOS ) , (PGMEN) NMOS (NM19)가 , (STEP0)가 , NMOS (NM18)가 , (R1 R11) (Va) 1 , (STEP0 (R12) STEP9)

$$V_a = \frac{(R2+R3+R4+R5+R6+R7+R8+R9+R10+R11)}{R1+(R2+R3+R4+R5+R6+R7+R8+R9+R10+R11)} \times VPP$$

(320) (310) (Va) (330) (V  
 (Vref) (Va) (Vref) (VPP) (STEP0  
 PP) (330) (VPPI0 VPPI9)  
 STEP9) (Delta V) 가 .  
 가 가 , 가

(57)

1.

2.

**3.**

4.

**5.**




6.  
1 ,
7.  
6 , , ;  
1 ;  
1 ;  
1 2 ;
8.  
7 ,
9.  
7 , 1 , 1 ;  
1 ;  
2
10.  
7 , , 1 ; 2
11.  
7 10 , 2
- 12.
13.  
1 , , ;  
 ,
14.  
13 , , NOR ;  
NOR NOR ;  
NOR
15.  
14 ,  
R-S
16.  
1 , , ;  
 ;  
 ;
17.  
16 , , NMOS ;

NMOS


18.

17


가




2




3




4



5



6







8

