

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
4 February 2010 (04.02.2010)

(10) International Publication Number
WO 2010/014609 A2

- (51) **International Patent Classification:**
G06F 19/00 (2006.01) G06F 11/00 (2006.01)
- (21) **International Application Number:**
PCT/US2009/051961
- (22) **International Filing Date:**
28 July 2009 (28.07.2009)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
61/137,274 28 July 2008 (28.07.2008) US
- (71) **Applicant (for all designated States except US):** KLA-TENCOR CORPORATION [US/US]; KLA-TENCOR CORPORATION, Legal Department, One Technology Drive, Milpitas, CA 95035 (US).
- (72) **Inventors; and**
- (75) **Inventors/Applicants (for US only):** CHOI, SunYong [KR/KR]; Pableon, A-1108 Jeongja-dong Bundang-Gu SeongNam-Si, Kyunggi-Do 463843 (KR). PAE, YeonHo [KR/KR]; Daedong Apt 104-703 Osan-Dong Osan-Si, Kyunggi-Do 447733 (KR). CHANG, Ellis [US/US]; 19795 Farwell Ave, Saratoga, CA 95070 (US).
- (74) **Agents:** MCANDREWS, Kevin et al.; KLA-TENCOR CORP., Legal Department, One Technology Drive, Milpitas, CA 95035 (US).

- (81) **Designated States (unless otherwise indicated, for every kind of national protection available):** AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) **Designated States (unless otherwise indicated, for every kind of regional protection available):** ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

— as to the identity of the inventor (Rule 4.17(i))

Published:

— without international search report and to be republished upon receipt of that report (Rule 48.2(g))

(54) **Title:** COMPUTER-IMPLEMENTED METHODS, COMPUTER-READABLE MEDIA, AND SYSTEMS FOR CLASSIFYING DEFECTS DETECTED IN A MEMORY DEVICE AREA ON A WAFER




Fig. 1

(57) **Abstract:** Computer-implemented methods, computer-readable media, and systems for classifying defects detected in a memory device area on a wafer are provided.

WO 2010/014609 A2

TITLE: COMPUTER-IMPLEMENTED METHODS, COMPUTER-READABLE MEDIA, AND SYSTEMS FOR CLASSIFYING DEFECTS DETECTED IN A MEMORY DEVICE AREA ON A WAFER

5

PRIORITY CLAIM

This application claims priority to U.S. Provisional Application No. 61/137,274 entitled "Location Based Defect Classification on Memory Block," filed July 28, 2008, which is incorporated by reference as if fully set forth herein.

10

BACKGROUND OF THE INVENTION

1. Field of the Invention

15

The present invention generally relates to computer-implemented methods, computer-readable media, and systems for classifying defects detected in a memory device area on a wafer. Certain embodiments relate to classifying defects detected in a memory device area on a wafer based on positions of the defects within the different types of blocks in the memory device area in which the defects are located.

2. Description of the Related Art

The following description and examples are not admitted to be prior art by virtue of their inclusion in this section.

20

Memory devices such as DRAM and Flash memory include repeating blocks (e.g., memory cell block, sense/amplifier block, wordline driver block, conjunction, and others). More than about 80% of memory devices can be occupied by a memory cell block. The memory cell block includes repeating structures. For example, the memory cell block may include 2 F ~ 8 F repetitive structures having the same pattern

25

background.

30

Currently used methods for classifying defects include using the design background or defect attributes to classify the defects. One such method for classifying defects is design based binning (DBB). Examples of DBB are described in commonly owned U.S. Patent Application Serial No. 11/561,659 by Zafar et al., published as U.S. Patent Application Publication No. 2007/0288219 on December 13, 2007, which was filed on November 20, 2006, and which is incorporated by reference as if fully set forth herein. DBB, in general, can be described as pattern based binning that may use

graphical data stream (GDS) clips. For example, DBB may include extracting design clips corresponding to locations of defects detected on a wafer, comparing the clips against themselves, and binning the defects into groups such that the clips for the defects in each of the groups are substantially the same. Therefore, defects having the same
5 pattern background are classified into the same bin. DBB may also include generating results such as a pareto chart showing the number of defects in each of the pattern based groups. In addition, DBB can involve using design and inspection information to identify and classify potential systematic pattern problems.

However, memory blocks have repeating structures, which means that the design
10 background provides little or no differentiation for defects as design rules continue to shrink. In particular, since defects in memory device areas will in general have the same pattern background, DBB does not provide differentiation among different defects because different defects will have the same pattern background and will thereby be
15 binned into the same group. In this manner, for memory devices, it is not helpful to use the design background for defect classification. Therefore, although DBB methods and systems have proven to be extremely useful in a number of applications, DBB is difficult to use for memory devices. In particular, DBB will have substantially limited use for
DRAM and Flash memory devices.

Accordingly, it would be advantageous to develop more effective methods and
20 systems for classifying defects detected in a memory device area on a wafer.

SUMMARY OF THE INVENTION

The following description of various embodiments of computer-implemented methods, computer-readable media, and systems is not to be construed in any way as
25 limiting the subject matter of the appended claims.

One embodiment relates to a computer-implemented method for classifying defects detected on a memory device area on a wafer. The method includes using a computer system to perform the following steps. The steps of the method include determining positions of inspection data acquired for the memory device area by an
30 inspection system. The memory device area includes different types of blocks. The inspection data includes data for defects detected in the memory device area. The steps

of the method also include determining positions of the defects with respect to a predetermined location within the blocks in which the defects are located based on the positions of the inspection data. In addition, the steps of the method include classifying the defects based on the positions of the defects within the blocks.

5 Each of the steps of the computer-implemented method described above may be further performed as described herein. In addition, the computer-implemented method described above may include any other step(s) of any other method(s) described herein. Furthermore, the computer-implemented method described above may be performed by any of the systems described herein.

10 Another embodiment relates to a computer-readable medium storing program instructions executable on a computer system for performing a computer-implemented method for classifying defects detected in a memory device area on a wafer. The computer-implemented method includes the steps of the computer-implemented method described above.

15 The computer-readable medium described above may be further configured according to any of the embodiment(s) described herein. Each of the steps of the computer-implemented method executable by the program instructions may be further performed as described herein. In addition, the computer-implemented method executable by the program instructions may include any other step(s) of any other
20 method(s) described herein.

 An additional embodiment relates to a system configured to classify defects detected in a memory device area on a wafer. The system includes an inspection subsystem configured to acquire inspection data for the memory device area formed on the wafer. The memory device area includes different types of blocks. The inspection
25 data includes data for defects detected in the memory device area. The system also includes a computer subsystem configured to determine positions of the inspection data, determine positions of the defects with respect to a predetermined location within the blocks in which the defects are located based on the positions of the inspection data, and classify the defects based on the positions of the defects within the blocks.

30 The embodiment of the system described above may be further configured according to any of the embodiment(s) described herein. In addition, the embodiment of

the system described above may be configured to perform any step(s) of any method embodiment(s) described herein.

BRIEF DESCRIPTION OF THE DRAWINGS

5 Further advantages of the present invention will become apparent to those skilled in the art with the benefit of the following detailed description of the preferred embodiments and upon reference to the accompanying drawings in which:

Fig. 1 is a schematic diagram illustrating one example of positions of defects determined with respect to a predetermined location within a block of a memory device
10 area in which the defects are located;

Fig. 2 is a schematic diagram illustrating one example of stacking inspection data for multiple blocks in a memory device area having the same type;

Fig. 3 is a schematic diagram illustrating one example of separation of defects into bins by stacking inspection data as shown in Fig. 2;

15 Fig. 4 is a histogram illustrating one example of separation of defects into bins based on results of stacking inspection data as shown in Fig. 2;

Figs. 5-6 are schematic diagrams illustrating examples of dividing one or more blocks in a memory device area into multiple regions within the one or more blocks to separate different types of defects into different bins based on the multiple regions in
20 which the positions of the defects are located;

Fig. 7 is a histogram illustrating one example of results of determining a ratio of the numbers of defects detected in at least two different types of blocks in a memory device area and classifying the defects in the at least two different types of blocks based on the ratio;

25 Fig. 8 is a plot illustrating one example of monitoring a ratio of the numbers of defects detected in at least two different types of blocks in a memory device area;

Fig. 9 is a block diagram illustrating one embodiment of a computer-readable medium storing program instructions executable on a computer system for performing a computer-implemented method for classifying defects detected in a memory device area
30 on a wafer; and

Fig. 10 is a block diagram illustrating one embodiment of a system configured to classify defects detected in a memory device area on a wafer.

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and herein
5 described in detail. The drawings may not be to scale. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the appended claims.

10

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Turning now to the drawings, it is noted that the figures are not drawn to scale. In particular, the scale of some of the elements of the figures is greatly exaggerated to emphasize characteristics of the elements. It is also noted that the figures are not drawn
15 to the same scale. Elements shown in more than one figure that may be similarly configured have been indicated using the same reference numerals.

One embodiment relates to a computer-implemented method for classifying defects detected in a memory device area on a wafer. For example, the method may be used to classify defects detected on memory blocks in DRAM, Flash memory, and
20 SRAM areas in logic devices. As described further herein, the embodiments described herein will provide significant yield improvement, especially for memory manufacturers suffering from defects on memory blocks.

The method includes using a computer system to perform the following steps. The computer system may be configured as described further herein. The steps of the
25 method include determining positions of inspection data acquired for the memory device area by an inspection system. In one embodiment, determining the positions of the inspection data includes determining the positions of the inspection data in design data space. Determining the positions of the inspection data in design data space may be performed as described in commonly owned U.S. Patent Application Serial No.
30 11/561,735 by Kulkarni et al. filed on November 20, 2006, published as U.S. Patent Application Publication No. 2007/0156379 on July 5, 2007, which is incorporated by

reference as if fully set forth herein. For example, determining the positions of the inspection data in design data space may include aligning a portion of the inspection data to design data for the memory device area being formed on the wafer thereby determining the positions of the inspection data in design data space. The design data
5 may include any design data or design data proxies described in the above-referenced patent application by Kulkarni et al.

The memory device area includes different types of blocks. For example, as shown in Fig. 1, in a typical DRAM memory unit, a memory device area may include different types of blocks including a cell block, a sub wordline driver (SWD) block, a
10 sense/amplifier (S/A) block, and a conjunction block. The different types of blocks may be different in that they include different repeating structures (or repeating structures that have at least one different characteristic) and have different electrical functions.

The inspection data includes data for defects detected in the memory device area. The inspection data may include any suitable inspection data that can be acquired for the
15 memory device area by an inspection system. The inspection system may be a bright field (BF) inspection system, a dark field (DF) inspection system, or a BF and DF inspection system. The inspection system may acquire the inspection data by scanning light over the wafer, detecting light reflected and/or scattered from the wafer, and generating the inspection data in response to the detected light. The inspection system
20 may detect defects in the memory device area in any suitable manner.

The method also includes determining positions of the defects with respect to a predetermined location within the blocks in which the defects are located based on the positions of the inspection data. In other words, the positions of the defects in each
25 different block are determined with respect to the predetermined location within each different block. For example, the positions of the defects in the memory cell block are determined with respect to a predetermined location in the memory cell block, the positions of the defects in the SWD block are determined with respect to a predetermined location in the SWD block, etc. In one embodiment, the predetermined location includes
30 a center or a corner of the blocks. The corner of the block may be a lower left corner of the block. For example, as shown in Fig. 1, three defects (Defect 1, Defect 2, and Defect 3) may be detected in the cell block of the memory device area. Therefore, the positions

of the defects may be determined with respect to center 10 of the cell block or lower left corner 12 of the cell block. In addition, the positions of the defects are relative positions with respect to the center or the lower left corner of the cell block as illustrated in Fig. 1 by the dashed lines between the center of each defect and the center and lower left corner of the cell block.

In one embodiment, determining the positions of the defects includes determining the positions of the defects with respect to the predetermined location in design data space. For example, as described above, the method may include determining the design data space positions of the inspection data. Therefore, determining the positions of the inspection data in design data space may involve determining the positions of the inspection data corresponding to the defects as well as the predetermined locations in design data space. In this manner, the positions of the defects with respect to the predetermined location can be determined in design data space. As such, the coordinates of the positions of the defects with respect to the predetermined location can come from the design data that corresponds to the inspection defect location. For example, as described above, the positions of the defects are determined relative to the predetermined location (e.g., inspection die corner) within the blocks in which the defects are located. Therefore, to get the defect coordinates relative to the predetermined location (e.g., the center or lower left corner) of the block, the design data can be used that will have all of the layout information.

In one embodiment, determining the positions of the inspection data includes determining the positions of the inspection data in inspection data space, and determining the positions of the defects includes determining the positions of the defects with respect to the predetermined location in the inspection data space. For example, using design space can be the best way to get accurate defect coordinates and to be combined with design based binning (DBB). However, there are two alternative ways to get defect coordinates that could be used to classify the defects as described further herein. One alternative to get the defect coordinates is to use design data (e.g., graphical data stream (GDS)) to generate inspection care area groups (which may be commonly referred to as "GDStoCA"). GDStoCA can be used to define different types of blocks, and the inspection system can report the defect coordinates with respect to the predetermined

location. Another way to get the defect coordinates is to use manually drawn inspection
care areas and to group the care areas into different types of blocks. The inspection
system can then report the defect coordinates with respect to the predetermined location.
Therefore, the coordinates of the positions of the defects with respect to the
5 predetermined location can come from a.) the design data that corresponds to the
inspection defect location, design data space; b.) the inspection defect location based on
inspection care areas drawn by design data (e.g., GDStoCA), inspection data space; or c.)
the inspection defect location based on inspection care areas drawn and grouped
manually, inspection data space. Examples of methods and systems that can be used for
10 determining the inspection defect location based on the inspection care areas drawn by
GDStoCA are illustrated in commonly owned U.S. Patent Nos. 6,529,621 to Glasser et
al., 6,748,103 to Glasser et al., and 6,886,153 to Bevis, which are incorporated by
reference as if fully set forth herein.

In one embodiment, the method includes reporting x, y addresses of the different
15 types of blocks within the memory device area and the positions of the defects within the
blocks. In one such embodiment, the positions of the defects within the blocks include x,
y locations with respect to the predetermined location within the blocks. For example,
the data that can be reported by the methods described herein include memory block x, y
address and defect x, y location with respect to the lower left corner or the center of each
20 block.

The method further includes classifying the defects based on the positions of the
defects within the blocks. Therefore, the method includes location-based defect
classification in memory block. As described above, the predetermined location may
include a center or a corner (e.g., the lower left corner) of the blocks. Therefore,
25 classifying the defects may include classifying the defects based on the relative location
of the defects to the lower left corner or the center of the block. In other words,
classifying the defects may include binning the defects based on the relative location to
the lower left corner or the center of the block. Classifying the defects may be further
performed as described herein.

30 In one embodiment, classifying the defects includes classifying the defects based
on the positions of the defects within the blocks and the types of the blocks in which the

defects are located. For example, classifying the defects may include classifying the defects by block (e.g., memory cell, S/A, SWD, etc.). In particular, different types of blocks such as cell block, S/A block, SWD block, conjunction block, etc. can be found in the inspection data, which allows binning (and sampling) of defect by block type. In this manner, defects in different types of blocks can be included in different bins, and different types of defects in each of the different types of blocks may also be included in different bins (or different sub-bins).

In another embodiment, classifying the defects includes determining if the defects are systematic defects. Determining if the defects are systematic defects may be performed in various manners as described further herein.

In some embodiments, classifying the defects includes stacking the inspection data for multiple blocks having the same type to separate the defects into systematic defect bins or random defect bins. For example, classifying the defects may include stacking the cell area to identify systematic defects. In addition, different types of blocks within the memory device area may be separately stacked. For example, S/A, SWD, and conjunction blocks may be stacked separately from the memory cell blocks. In one such example, as shown in Fig. 2, inspection data 14, which includes inspection data for defects 16, for multiple blocks 18 having the same type may be stacked. Such stacking may be performed for the cell block area. Although four multiple blocks are shown in Fig. 2, the inspection data for any number of multiple blocks can be stacked.

In this manner, defects that have substantially the same position within the multiple blocks can be identified and binned into one group. For example, as shown in Fig. 3, results of stacking the inspection data (e.g., a stacked cell) may include different bins (e.g., Bin 1, Bin 2, Bin 3, and Bin 4). Each of the bins corresponds to defects detected at different positions within the multiple blocks 18, and each of the bins may include multiple defects detected at substantially the same position within the multiple blocks. In this manner, each of the bins includes only defects detected at substantially the same position within the multiple blocks. In addition, results of stacking of the inspection data that may be generated by the method embodiments described herein may include a histogram or pareto chart, as shown in Fig. 4. As shown in Fig. 4, the histogram may illustrate the different bins (e.g., Bin 1, Bin 2, and Bin 3) into which the

defects were grouped as well as the frequency with which defects were grouped into each bin. As such, the histogram illustrates the frequency with which defects were detected at substantially the same position in multiple blocks having the same type. Defects that are detected at substantially the same position at relatively high frequencies are most likely systematic defects, while defects that are detected at substantially the same position at relatively low frequencies are most likely random defects. As such, as a result of stacking the inspection data for multiple blocks having the same type, the defects will effectively be separated into systematic defect bins and random defect bins. In this manner, defects that are most likely systematic defects can be identified.

10 In one such embodiment, the method also includes sampling the defects from the bins for defect review. For example, by stacking the memory block, random defects can be separated from systematic defects and then the defects can be sampled from the bins for defect review (e.g., scanning electron microscopy (SEM) review) when the inspection is completed. In one such example, defects from the systematic defect bins may be sampled more heavily for defect review since these defects may be of most interest to the memory device manufacturer. In another example, defects can be sampled from the systematic defect bins as well as the random defect bins such that both systematic defects and random defects are reviewed. In this manner, the embodiments described herein can improve the sampling strategy (including integrated defect organizer (iDO) sampling) used for defect review, thereby providing significant value to memory device manufacturers. iDO is further described in the above-referenced patent application by Kulkarni et al.

25 In another embodiment, classifying the defects includes dividing one of the blocks into multiple regions within the block to separate different types of defects into different bins based on the multiple regions in which the positions of the defects are located. In this manner, classifying the defects may include binning by region. For example, a memory cell block can be divided into 2, 3, 4, or any number of regions to separate systematic defects or clusters (neighborhood defects) from random defects. In one such example, as shown in Fig. 5, the cell block of the memory device area may be divided into three regions (R1, R2, and R3). Some or all of the different types of blocks in the memory device area may be divided into any number of regions having any

30

configuration that may or may not cover the entire area of the different types of blocks. Dividing one of the blocks into multiple regions within the block may be a sub-step of stacking inspection data as described above due to the stage accuracy limit of the inspection system. A boundary area may be set around a location to group defects into one bin. In this manner, defects that are located in the same region within a block in the memory device area can be grouped into the same bin. Results of such binning may include a histogram such as that shown in Fig. 4, except that unlike the histogram that may be generated by stacking inspection data, a histogram that is generated for results of binning by region may include different bins that correspond to different regions (e.g., Bin 1 may correspond to R1, Bin 2 may correspond to R2, etc.).

In another example of the above-described embodiment, different types of blocks within the memory device area (e.g., the cell block and the S/A block) can be divided into regions to separate defects by region. For example, as shown in Fig. 6, the cell block can be divided into three regions, which correspond to Bin 1, Bin 2, and Bin 3, and the S/A block can be divided into two regions, which correspond to Bin 4 and Bin 5. As shown in Fig. 6, some of the regions are located in a central area of the different types of blocks while other regions are located proximate to edges of the different types of blocks and surrounding the central area. In particular, as shown in Fig. 6, the region corresponding to Bin 1 is located in the centermost area of the cell block, the region corresponding to Bin 3 is located in a central area of the cell block surrounding the region corresponding to Bin 1, while the region corresponding to Bin 2 is located proximate to the edges of the cell block surrounding the region corresponding to Bin 3. In addition, the region corresponding to Bin 4 is located in a central area of the S/A block, while the region corresponding to Bin 5 is located proximate to the edges of the S/A block and surrounding the region corresponding to Bin 4.

In this manner, defects that are located in a central area of the different types of blocks and defects that are located near edges of the different types of blocks can be separated into different bins. Therefore, some of the bins may be systematic defect bins while other bins may be random defect bins. For example, systematic defects such as polymer-induced bridges, shorts, small contacts, and lithography-related defects may tend to occur along the edge of the memory cell block or S/A cell block. In this manner,

defects in bins corresponding to a region near the edges of one type of block may be identified as systematic defects at the edge and separated from random defects grouped into other bins. Results of such binning by region may include a histogram such as that described above, except that the number of bins shown in the histogram may correspond
5 to the number of regions into which the different types of blocks are divided.

In one embodiment, classifying the defects includes identifying defects located in regions of the blocks that are prone to nuisance defects as nuisance defects and eliminating the defects identified as the nuisance defects from results of inspection of the wafer. In this manner, inspection system sensitivity can be increased by separating out
10 nuisance on special areas such as edges of the memory block. Regions of the blocks that are prone to nuisance defects and special areas of the different types of blocks can be determined in any suitable manner. In addition, identifying defects located in regions of the blocks that are prone to nuisance defects as nuisance defects can be performed using region-based binning as described above (e.g., in which a region is defined as a region of
15 a block that is prone to nuisance defects). The defects identified as nuisance defects can be eliminated from the inspection results in any suitable manner.

In some embodiments, classifying the defects includes determining a ratio of the numbers of the defects detected in at least two of the different types of blocks and classifying the defects in the at least two of the different types of blocks based on the
20 ratio. In this manner, classification may be performed by defect ratio. The defect ratios that may be determined for classification may include, for example, $\text{cell}/(\text{SA} + \text{SWD} + \text{conjunction})$, cell/SA , cell/SWD , etc. Results of such classification may include a histogram such as that shown in Fig. 7. For example, as shown in Fig. 7, the frequency with which defects are detected for each of the different ratios ($\text{cell}/(\text{SA} + \text{SWD} +$
25 $\text{conjunction})$, cell/SA , and cell/SWD) are shown in the histogram. Since random defects may be located relatively evenly throughout all of the different types of blocks while the numbers of systematic defects detected in the different types of blocks may vary dramatically, the ratios of the numbers of defects detected in at least two of the different types of blocks may effectively normalize for random defects while indicating which
30 type of block or block exhibited systematic defects. For example, a relatively high ratio of defects detected in one type of block compared to one or more other types of blocks

may be used to classify the defects detected in that one type of block as potentially systematic defects. In contrast, a relatively low ratio of defects detected in one type of block compared to one or more other types of blocks may be used to classify the defects detected in that one type of block as probable random defects.

5 In one embodiment, the method includes monitoring a ratio of the numbers of the defects detected in at least two of the different types of blocks. For example, the method may include monitoring any of the ratios described above. If a ratio shows an abnormality, that abnormality will indicate that systematic defects occurred versus random defects, which can be located everywhere regardless of block. In one such
10 example, since different types of blocks such as those described herein can be found in the inspection data, the ratio of cell block defects versus other block defects can be monitored and an abnormality in that ratio will indicate a systematic defect occurrence. In addition, one of the ratios described above such as cell/(SA + SWD + conjunction) can be plotted as shown in Fig. 8 as a function of time or wafer. A control limit for the ratio
15 can also be shown in the plot, as shown in Fig. 8, such that a user can visually identify when the ratio goes above the control limit. A ratio above the control limit can indicate that a systematic defect causing mechanism is occurring, which could indicate to the user that there is a problem with the process and/or a process and design interaction issue. In this manner, the method may include monitoring region-based defect ratio, which could
20 reduce the false excursion rate. For example, if the user cares about the defects in one type of block in the memory device area (e.g., a cell block), an excursion caused by a defect count increase in another type of block could be false. Therefore, by monitoring a defect ratio such as those described above (possibly at the same time as monitoring other things such as the total defect count), this false excursion rate could be reduced.

25 In a further embodiment, the method includes correlating the positions of the defects within the blocks with a bit map. The embodiments described herein provide better bit map correlation, which can speed up the learning cycle in the research and development stage. For example, the embodiments described herein provide improved coordinate accuracy for the determined positions of the defects and specific information
30 for defect coordinates thereby providing better bit map correlation to the inspection results. Improved bit map correlation will provide improved yield correlation, both of

which provide significant value to memory device manufacturers. Correlating the positions of the defects within the blocks with a bit map may be performed in any suitable manner. Table 1 included below illustrates one example of results that may be produced by such correlating.

5

Table 1

	Bit Map location		Inspection location	
	Block	Coordinate in Block	Block	Coordinate in Block
Failure 1	(R, C)	(X, Y)	(R, C)	(X, Y)
Failure 2	(R, C)	(X, Y)	(R, C)	(X, Y)
...				

In another embodiment, classifying the defects includes correlating the positions of the defects within the blocks with a bit map and determining types of the defects based on results of the correlating step. For example, defects in the memory cell block may become row, column, and single or double bit failure type defects in a bit map. In addition, defects in the S/A block may become block fail, speed fail, etc. type defects in a bit map. In this manner, the types of the defects detected on the memory device area can be determined based on the types of failures that the defects will cause.

In some embodiments, classifying the defects includes correlating the positions of the defects within the blocks with a bit map, determining types of the defects based on results of the correlating step, and eliminating one or more of the types of the defects from results of inspection of the wafer. For example, by correlating the positions of the defects with a bit map, false defects, trivial defects, optical noise, etc. can be eliminated from the inspection results. In one such example, if some bins include false defects at a certain location in a block due to color variation, those bins can be sorted out of the inspection results. In the same manner, bins corresponding to trivial defects, optical noise, etc. can be filtered from the inspection results. Eliminating such defects may increase the clarity of the inspection results. In this manner, by identifying false and trivial defects, the sensitivity of the inspection process can be maximized and the

inspection sensitivities for each block type can be optimized, both of which provide significant value to memory device manufacturers.

In another embodiment, the method includes determining one or more problems with one or more processes used to form the memory device area on the wafer based on results of classifying the defects. For example, the parameters reported by the inspection system used to perform the method can be collected and monitored for statistical process control (SPC) applications. In addition, as described above, classifying the defects may include rapidly binning large defect quantities according to whether the defects fall on the edge or the interior of a block. Results of such binning can be used to identify specific process problems (e.g., lithography-related process problems), thereby providing value to memory device manufacturers. Furthermore, as described above, the defects may be classified based on the types of blocks in which the defects are located. In this manner, the defect classification results may indicate which types of blocks the defects are located in. That information as well as the positions of the different types of blocks within the memory device area can be used to identify defects that fall on blocks located at the edge of the die or reticle shot. That information can be used to identify lithographic problems of a lithography scanner and polymer-induced defects of dry etching systems thereby providing value to memory device manufacturers.

In a further embodiment, the method includes determining one or more parameters of one or more processes to be performed on the memory device area based on the positions of the defects. For example, the coordinates of the positions of the defects determined as described herein may be used to drive additional processes performed on the memory device area such as critical dimension scanning electron microscopy (CDSEM) review and failure analysis (FA) diagnosis.

In one embodiment, the method includes determining one or more parameters of one or more processes to be performed on the memory device area based on distribution of the defects on the memory device area and the positions of the defects. For example, the correct places for CD measurement can be selected using the defect distribution on the memory block of the inspection map and the x, y coordinates that are reported by the embodiments described herein.

In another embodiment, the method includes altering one or more parameters of a process used by the inspection system to generate the inspection data based on results of classifying the defects such that at least two of the different types of blocks in the memory device area are inspected with different sensitivities. In this manner, the inspection sensitivities can be optimized for each block type, which can provide significant value to memory device manufacturers. For example, since portions of the inspection data that correspond to different types of blocks can be identified using the methods described herein (by determining the positions of inspection data acquired for the memory device area in design or inspection data space), different sensitivities (e.g., different thresholds) can be used to detect defects in different types of blocks. Appropriate sensitivities for detecting defects in different types of blocks can be determined using results of the method embodiments described herein (e.g., by using defect classification results and inspection data corresponding to different types of defects, the inspection sensitivities for different types of blocks can be set such that certain types of defects are detected while other types of defects are not) or in any other manner.

In one embodiment, the method is performed by the inspection system during an inspection process performed by the inspection system for the wafer on which the memory device area is formed. In this manner, the method may be performed on-tool. As such, the embodiments described herein provide the benefit of an on-tool solution for classifying defects detected in a memory device area of a wafer. In addition, the embodiments described herein provide a complementary solution to DBB for memory customers, so the embodiments described herein can share the following on-tool benefits of DBB. For example, the embodiments described herein provide a new technology to bin defects detected in a memory device area of a wafer better. Similar to iDO and integrated automatic defect classification (iADC), on-tool binning is more efficient than off-tool binning. With on-tool binning, users could discover and monitor systematic defects immediately after wafer inspection is completed. In addition, with improved coordinate accuracy from the extended platform (XP) package that is commercially available from KLA-Tencor, Milpitas, California for BF inspection systems, which is a hardware update kit to improve coordinate accuracy, on-tool could output "near to

perfect” design coordinate information for every defect. These coordinates could advantageously be used to drive CDSEM review and FA diagnosis. Furthermore, as soon as the inspection is finished, the results (e.g., one or more KLARF’s) with all bin information can be output to a network for subsequent actions. In this manner, there will
5 be no additional waiting time for results. Moreover, an algorithm configured to perform the methods described herein can be integrated into the iDO application on the fly on inspection systems (such as BF tools, for example, the 28xx tools that are commercially available from KLA-Tencor), and the combined outcome will be obtained when an inspection is finished.

10 Each of the embodiments of the method described above may include any other step(s) of any method(s) described herein. In addition, each of the embodiments of the method described above may be performed by any system embodiments described herein.

Any of the methods described herein may include storing results of one or more steps of one or more methods described herein in a storage medium. The results may
15 include any of the results described herein. The results may be stored in any manner known in the art. In addition, the storage medium may include any storage medium described herein or any other suitable storage medium known in the art. After the results have been stored, the results can be accessed in the storage medium and used by any of the method or system embodiments described herein or any other method or system.
20 Furthermore, the results may be stored “permanently,” “semi-permanently,” temporarily, or for some period of time. For example, the storage medium may be random access memory (RAM), and the results may not necessarily persist indefinitely in the storage medium. In addition, the results of any of the step(s) of any of the method(s) described herein can be stored using systems and methods such as those described in commonly
25 owned U.S. Patent Application Serial No. 12/234,201 by Bhaskar et al. filed September 19, 2008, which published on March 26, 2009 as U.S. Patent Application Publication No. 2009/0080759, and which is incorporated by reference as if fully set forth herein.

Another embodiment relates to a computer-readable medium storing program instructions executable on a computer system for performing a computer-implemented
30 method for classifying defects detected in a memory device area on a wafer. One such embodiment is illustrated in Fig. 9. In particular, as shown in Fig. 9, computer-readable

medium 20 includes program instructions 22 executable on computer system 24. The computer-implemented method for which the program instructions are executable is the computer-implemented method described above. For example, the computer-implemented method includes using the computer system to perform the following steps.

5 The method includes determining positions of inspection data acquired for the memory device area by an inspection system. The memory device area includes different types of blocks. The inspection data includes data for defects detected in the memory device area. The method also includes determining positions of the defects with respect to a predetermined location within the blocks in which the defects are located based on the positions of the inspection data. In addition, the method includes classifying the defects based on the positions of the defects within the blocks. Each of the steps of the method described above may be performed as described further herein. The computer-implemented method may include any other step(s) of any other embodiment(s) described herein.

15 Program instructions 22 implementing methods such as those described herein may be stored on computer-readable medium 20. The computer-readable medium may be a storage medium such as a read-only memory, a random access memory, a magnetic or optical disk, or a magnetic tape. In addition, the computer-readable medium may include any other suitable computer-readable medium known in the art.

20 Computer system 24 may take various forms, including a personal computer system, mainframe computer system, workstation, image computer, parallel processor, or any other device known in the art. In general, the term "computer system" may be broadly defined to encompass any device having one or more processors, which executes instructions from a memory medium. The computer system may be included in an inspection system. The inspection system may be configured as described herein.

25 An additional embodiment relates to a system configured to classify defects detected in a memory device area on a wafer. One embodiment of such a system is shown in Fig. 10. As shown in Fig. 10, the system includes inspection subsystem 26 configured to acquire inspection data for the memory device area formed on the wafer. Inspection subsystem 26 may include any suitable inspection subsystem such as those included in commercially available inspection systems (e.g., the 28xx series tools, which

are commercially available from KLA-Tencor). In addition, the inspection subsystem may be an inspection subsystem configured for BF inspection of a wafer and/or DF inspection of a wafer. The inspection subsystem may also be configured to acquire the inspection data by scanning light over the memory device area and detecting light
5 reflected and/or scattered from the memory device area. Furthermore, the inspection subsystem may be configured for patterned wafer inspection. Moreover, an existing inspection system may be modified (e.g., a computer subsystem of the inspection system may be modified) such that the existing inspection system, including its inspection subsystem, can be configured and used as a system described herein. In addition, the
10 inspection subsystem may be configured to perform any step(s) of any method(s) described herein. As described further above, the memory device area includes different types of blocks, and the inspection data includes data for defects detected in the memory device area.

As shown in Fig. 10, the system also includes computer subsystem 28. The
15 computer subsystem is configured to determine positions of the inspection data. The computer subsystem is also configured to determine positions of the defects with respect to a predetermined location within the blocks in which the defects are located based on the positions of the inspection data. In addition, the computer subsystem is configured to classify the defects based on the positions of the defects within the blocks. The computer
20 subsystem may be configured to determine the positions of the inspection data, to determine the positions of the defects, and to classify the defects as described further herein. Furthermore, the computer subsystem may be configured to perform any step(s) of any method(s) described herein. The computer subsystem may be further configured as described above with respect to computer system 24 shown in Fig. 9. The
25 embodiment of the system described above may be further configured as described herein.

Further modifications and alternative embodiments of various aspects of the invention will be apparent to those skilled in the art in view of this description. For example, computer-implemented methods, computer-readable media, and systems for
30 classifying defects detected in a memory device area of a wafer are provided. Accordingly, this description is to be construed as illustrative only and is for the purpose

of teaching those skilled in the art the general manner of carrying out the invention. It is to be understood that the forms of the invention shown and described herein are to be taken as the presently preferred embodiments. Elements and materials may be substituted for those illustrated and described herein, parts and processes may be reversed, and certain features of the invention may be utilized independently, all as 5 would be apparent to one skilled in the art after having the benefit of this description of the invention. Changes may be made in the elements described herein without departing from the spirit and scope of the invention as described in the following claims.

WHAT IS CLAIMED IS:

1. A computer-implemented method for classifying defects detected in a memory device area on a wafer, comprising:
5 using a computer system to perform the following steps:
determining positions of inspection data acquired for the memory device area by an inspection system, wherein the memory device area comprises different types of blocks, and wherein the inspection data comprises data for defects detected in the memory device area;
10 determining positions of the defects with respect to a predetermined location within the blocks in which the defects are located based on the positions of the inspection data; and
classifying the defects based on the positions of the defects within the blocks.
- 15 2. The method of claim 1, wherein the predetermined location comprises a center or a corner of the blocks.
3. The method of claim 1, further comprising reporting x, y addresses of the different types of blocks within the memory device area and the positions of the defects
20 within the blocks, wherein the positions of the defects within the blocks comprise x, y locations with respect to the predetermined location within the blocks.
4. The method of claim 1, wherein said classifying comprises classifying the defects based on the positions of the defects within the blocks and the types of the blocks in
25 which the defects are located.
5. The method of claim 1, wherein said classifying comprises determining if the defects are systematic defects.
- 30 6. The method of claim 1, wherein said classifying comprises stacking the inspection data for multiple blocks having the same type to separate the defects into

systematic defect bins or random defect bins, and wherein the method further comprises sampling the defects from the bins for defect review.

5 7. The method of claim 1, wherein said classifying comprises dividing one of the blocks into multiple regions within the block to separate different types of defects into different bins based on the multiple regions in which the positions of the defects are located.

10 8. The method of claim 1, wherein said classifying comprises identifying defects located in regions of the blocks that are prone to nuisance defects as nuisance defects and eliminating the defects identified as the nuisance defects from results of inspection of the wafer.

15 9. The method of claim 1, wherein said classifying comprises determining a ratio of the numbers of the defects detected in at least two of the different types of blocks and classifying the defects in the at least two of the different types of blocks based on the ratio.

20 10. The method of claim 1, further comprising monitoring a ratio of the numbers of the defects detected in at least two of the different types of blocks.

11. The method of claim 1, further comprising correlating the positions of the defects within the blocks with a bit map.

25 12. The method of claim 1, wherein said classifying comprises correlating the positions of the defects within the blocks with a bit map and determining types of the defects based on results of said correlating.

30 13. The method of claim 1, wherein said classifying comprises correlating the positions of the defects within the blocks with a bit map, determining types of the defects

based on results of said correlating, and eliminating one or more of the types of the defects from results of inspection of the wafer.

14. The method of claim 1, further comprising determining one or more problems
5 with one or more processes used to form the memory device area on the wafer based on results of said classifying.

15. The method of claim 1, further comprising determining one or more parameters of
10 one or more processes to be performed on the memory device area based on the positions of the defects.

16. The method of claim 1, further comprising determining one or more parameters of
15 one or more processes to be performed on the memory device area based on distribution of the defects on the memory device area and the positions of the defects.

17. The method of claim 1, further comprising altering one or more parameters of a
20 process used by the inspection system to generate the inspection data based on results of said classifying such that at least two of the different types of blocks in the memory device area are inspected with different sensitivities.

18. The method of claim 1, wherein the method is performed by the inspection system
during an inspection process performed by the inspection system for the wafer on which the memory device area is formed.

19. The method of claim 1, wherein determining the positions of the inspection data
25 comprises determining the positions of the inspection data in design data space, and wherein determining the positions of the defects comprises determining the positions of the defects with respect to the predetermined location in the design data space.

20. The method of claim 1, wherein determining the positions of the inspection data
30 comprises determining the positions of the inspection data in inspection data space, and

wherein determining the positions of the defects comprises determining the positions of the defects with respect to the predetermined location in the inspection data space.

21. A computer-readable medium storing program instructions executable on a computer system for performing a computer-implemented method for classifying defects detected in a memory device area on a wafer, wherein the computer-implemented method comprises:

using the computer system to perform the following steps:

determining positions of inspection data acquired for the memory device area by

10 an inspection system, wherein the memory device area comprises different types of blocks, and wherein the inspection data comprises data for defects detected in the memory device area;

determining positions of the defects with respect to a predetermined location

15 within the blocks in which the defects are located based on the positions of the inspection data; and

classifying the defects based on the positions of the defects within the blocks.

22. A system configured to classify defects detected in a memory device area on a wafer, comprising:

20 an inspection subsystem configured to acquire inspection data for the memory device area formed on the wafer, wherein the memory device area comprises different types of blocks, and wherein the inspection data comprises data for defects detected in the memory device area; and

a computer subsystem configured to:

25 determine positions of the inspection data;

determine positions of the defects with respect to a predetermined location

within the blocks in which the defects are located based on the positions of the inspection data; and

30 classify the defects based on the positions of the defects within the blocks.




Fig. 1




Fig. 2

2/5




Fig. 3






Fig. 4

3/5



4/5




Fig. 7




Fig. 8




Fig. 9




Fig. 10