

(19)
(12)

(KR)
(B1)

(51) Int. Cl.⁷
H03K 5/13

(45) 2004 05 10
(11) 10-0430609
(24) 2004 04 27

(21)	10-2001-0071693	(65)	10-2002-0039245
(22)	2001 11 19	(43)	2002 05 25

(30) JP-P-2000-00352307 2000 11 20 (JP)

(73) 가 가
2 4-1

(72) 가 3-3-5 가 가

(74)

:

(54)

,

CLK가	1	Td1	1	Q30	Q34
,	2	Q34	2	Q32	Q36
Q36		,			
,	Sout	.	.		

7

,

1	1	(100)
2	1	(100)
3	1	Td1 2 Td2 ,

4 1 2 Td1, Td2가 ,
 5 1 Td1 2 Td2 ,
 6 Q40
 7 2 (110)
 8 2 (110)
 9 3 (120)
 10 4 (130)
 11 5 (140)
 12 6 (150)
 13 (200)
 14 (200)

*

20, 22, 24, 26 : D
 30, 32, 34, 36 :
 40, 42 : NAND
 50 : AND
 60 : EXNOR
 70 : (enable)
 72, 74 : AND
 76 : OR
 100 : (1)
 110 : (2)
 112 : (前段)
 114 : (後段)
 120 : (3)
 130 : (4)
 140 : (5)
 150 : (6)
 200 : ()
 210 : D
 220, 222 :
 230 : NAND

13 CLK (200) D Q230 (210)(, 「DFF」) , (200) 2 (200) (2)
 20, 222) , 2 CLK DFF(210) . DFF(210) NAND (230) 1 (230) 1 (220) .
 , #Q210 D . 1 Q210 (220) Q220 2 (222) Q220 NAN
 D (230) (非) . , Q220 2 (222) (222)
 NAND (230) .
 14a 14e (200) CLK가 1 (220) 1 Td1 (220)
 . 1 Q220(14c) 2 Q222(14d) 1 Td1 (220)
 . 2 (222) Td2 2 Q222 1 Q222
 CLK Q220 Q222 14e (Td1 + Td2) NAND (230) 2
 Q230 , RAM Q230(14e) . , Q230 CLK 1
 Tc Tw L

2 , C4 1 Td1 Td1min 가 . , C4 C6
 Td2가 Td2max(=2.7 × Td2min) .
 C4a C6a
 C4a : Ts=Td1min 1ns
 C5a : Tw=Td2+Tc/2-Td1 10ns ;
 C6a : Th=Tc/2-2.7 × Td2min 3ns
 , Td1 Td2가 Td1min Td2min , Tw가 10ns
 , (4) (6)

Td1min 1ns ... (4)
 Td2min+Tc/2-Td1min=10ns ... (5)
 Tc/2-2.7 × Td2min 3ns ... (6)
 (5) (4) , (7)
 Td2min+Tc/2 11ns ... (7)
 (6) (7) Tc , (8)
 Tc 17.7ns ... (8)
 , Td1min=1ns, Tc=17.7ns
 d1min=1ns, Td2=Td2min=2.15ns , (5) Td2min 2.15ns . Tc=17.7ns, Td1=T
 , Td1 Td2 Td1max Td2max Td1min Td2min 2.7
 2.7ns 5.8ns , , Tc=17.7ns, Td1=Td1max=2.7ns, Td2=Td2max=5.8ns
 , C4 C6 , , Td1 Td2
 Tc 17.7ns(56.5MHz) , , Ts, Tw, Th 가 .
 , C1 C3 , , Tc 14(=1+10+3)ns , 71MHz
 , , Q40 RAM 가 , , 17.7ns(56.5MHz)
 가 (71MHz) 80% , , RAM , , RAM 가 , 13
 , , Q40 RAM 가 , 42% , (30MHz) , 1.9
 , , 1 , , 13

Td2 , , Tc , , 1 , , (30, 32) Td1
 , Td1 Td2 Tc 1/2 , , Q40
 , , CLK , , Td1 1/2 , , Q40 CLK
 Td1 , , 가 (半) Tc/2 , , Td1 , , Tc 1/2 , , CLK
 (Td1-Tc/2) , , Tc/2 , , Q40
 Td1 , , Tc 1/2 , , Td1 Td2 Tc 1/2
 , , 1 , , Td1 Td2 , , Td1 Td2
 , , Td1 Q40 L Tw Td1 Td2 , , Td1 2 , , Td2 2
 , , Td2 , , Td1 Td2가 , , Td1 3 , , Td1 2 , , Td2
 , , 1 , , Td1 2 , , Td1 3b , , Td1 2 , , Td2
 , , Tw , , Td1, Td2가 , , Td1 Td2가
 4 1 2 , , Tw , , Td1 Td2 , , Td1 Td2
 , , Tw , , Td1 2 , , Td1 Td2 , , Td1 Td2
 , , Td1 Td2 , , Td1 Td2 , , Td1 Td2
 , , Tw(,) , , Tw , , Td1 Td2 , , Td1 Td2
 , , Tw , , Tw , , Td1 Td2 , , Td1 Td2
 Q40 RAM , , Td1 Td2 , , Td1 Td2
 Td2가 , , Q40 , , 6 , , Q40 Td1
 , , , , 6d

(57)

1.

$$\begin{matrix} 1 & & 1 & & 1 & & , & & & & 1 \\ & 1 & & & 1 & & 1 & & & 1 & , \\ 2 & & 1 & & 2 & & , & & & 2 & , \\ & 2 & & & 1 & & 2 & & & 2 & , \\ & & 1 & & 1 & & 1 & & 2 & & \end{matrix}$$

1

3.

1 2 ,
1 2 1 1/2


4.

1 2 ,
1 2


5.

1 2 ,
1 ,


1 , 1 D , 1 ,
2 1 D (, 「DFF」) , 1 , 1 D
 2 D 2 , 2 , 1 DFF , 1
 2 , 2 DFF , 1 , 2 DFF
 2 D 1 2




2




3




4




5





6







8









11



12





14

