

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
3 November 2005 (03.11.2005)

PCT

(10) International Publication Number
WO 2005/104380 A2

(51) International Patent Classification⁷: **H04B 1/16**

[US/US]; 413 Muirfield Road, Garland, TX 75044 (US).
LEIPOLD, Dirk [DE/US]; 7901 Pirates Cove, Plano, TX
75025 (US).

(21) International Application Number:
PCT/US2005/013000

(22) International Filing Date: 18 April 2005 (18.04.2005)

(74) Agents: **FRANZ, Warren, L.** et al.; Texas Instruments
Incorporated, P.O. Box 655474, M/S 3999, Dallas, TX
75265-5474 (US).

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/828,386 20 April 2004 (20.04.2004) US

(71) Applicant (for all designated States except US): **TEXAS
INSTRUMENTS INCORPORATED** [US/US]; P.O. Box
655474, Mail Station 3999, Dallas, TX 75265-5474 (US).

(72) Inventors; and


(75) Inventors/Applicants (for US only): **MUHAMMAD,
Khurram** [PK/US]; 530 Buckingham Road, Apt. 831,
Dallas, TX 75243 (US). **STASZEWSKI, Robert, B.**

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,
KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA,
MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM,
PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY,
TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU,
ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,

[Continued on next page]

(54) Title: IMAGE REJECT FILTERING IN A DIRECT SAMPLING MIXER



(57) Abstract: Disclosed are methods, circuits and sys-
tems for image reject filtering in a multi-tap direct sam-
pling mixer (MTDSM) of an IF or RF system. Disclosed
is the use of rotating capacitors among the in-phase and
quadrature branches of a signal processing system. The
exchange of information among the branches of the I and
Q channels is used in the implementation of a complex fil-
ter. Rotation of a switched capacitor C_R between the I and
Q channels of the circuit causes a sharing of the charge
among the four paths, I+, I-, Q+, Q-, resulting in a direct
sampling and a complex filtering arrangement (10). The
preferred embodiment of the filter (10) shown can be seen
to have four sub-circuits (12, 14, 16, 18), which may be
understood as single-pole IIR filters. Embodiments using
cascaded multiple stages of the complex filter to provide
higher order complex filters are also disclosed.



GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)*

- *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)*

Published:

- *without international search report and to be republished upon receipt of that report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

IMAGE REJECT FILTERING IN A DIRECT SAMPLING MIXER

TECHNICAL FIELD

[001] The invention relates to signal processing circuits and methods. More particularly, the invention relates to methods and circuits for image reject
5 filtering in a direct sampling mixer.

BACKGROUND OF THE INVENTION

[002] Integrated radio transmitters and receivers have become increasingly popular. Efforts to provide intermediate frequency (IF) and radio frequency (RF) devices integrated on a single chip face many challenges. One problem in
10 particular is the need to suppress or reject image signals by providing band-pass filtering in transceiver devices designed for portable wireless applications. Such applications require low power consumption, low silicon area, low external component count and a high degree of single-chip integration.

[003] Quadrature signaling schemes are known. Quadrature signaling
15 incorporates techniques of processing an input in terms of an in-phase signal component (I) and a quadrature (Q) signal component using a carrier frequency source and a (typically ninety-degree) phase shifter. Another prior art approach uses a 2x oscillator and a divide-by-two that gives 90 degree spaced clocks. Precise matching of quadrature signal components is difficult to realize,
20 particularly at higher frequencies. Various RC networks have been used to provide high frequency filtering. Single and multistage RC networks may be used in some situations, but are generally susceptible to RC mismatch, are limited to narrow-band applications, and are increasingly difficult to implement for higher frequency applications.

25 [004] Switched capacitor filters are sometimes used in attempts to overcome some of the difficulties inherent in RC filter implementations. Switched

capacitors can provide an alternative approach to the implementation of RC designs. It is known that a capacitor electrically coupled and switched between two contact points can be made to function like a resistor coupled between the two points. Switched capacitor filter implementations known in the art substitute
5 capacitors for resistors in RC networks. As in typical RC networks, op amps are generally used to provide the needed gain. The switched capacitor implementation eliminates the problem of mismatched RC components to a large extent, because the filter transfer function is dependent on the ratio of two capacitors, rather than on the absolute values of capacitors and resistors. Thus,
10 variations in manufacturing tolerances and external effects such as temperature are less problematic. The switched capacitor filters known in the art, however, are relatively inefficient in terms of power consumption and area requirements. Larger area requirements generally also lead to increased costs.

[005] An approach to enhancing frequency selectivity and decreasing noise is the
15 current-mode quadrature sampling mixer. Instead of taking quadrature samples directly from an IF or RF voltage input signal, as a proxy for the voltage signal, a current proportional to the signal is produced by a transconductive element. A switched capacitor network is then used to integrate the current into the sampling capacitors. This type of switched capacitor network encounters the
20 same problems of power consumption and cost as other switched capacitor networks, due in large part to its reliance on the use of op amps.

[006] One of the more advanced filter solutions known in the art includes the use of cascaded passive IIR filter stages combined with direct sampling and mixing. Such technique provides the same functionality as cascaded RC filters,
25 but offers improvements in controlling the filtering characteristics by avoiding the problems associated with component mismatch. Avoiding the use of op amps

also reduces power consumption.

[007] Due to these and other challenges in implementing filtering and image rejection, it would be useful and desirable in the arts to provide improved methods and circuits adaptable to IF and RF applications. Complex filtering and image rejection methods and devices would be advantageous for use with high frequency signals and resistant to noise degradation while maintaining low power consumption, reduced area, and reduced costs.

SUMMARY OF THE INVENTION

[008] In carrying out the principles of the present invention, in accordance with preferred embodiments thereof, methods and circuits are provided for complex filtering in a multi-tap direct sampling mixer (MTDSM). The complex filters realized by the methods and circuits of the invention provide technical advantages over the prior art.

[009] According to one aspect of the invention, a method for complex filtering in a direct sampling mixer includes steps for implementing a bandpass filter characteristic whereby an RF image is substantially rejected. According to the steps, an RF input is sampled with multiple phases of a local oscillator clock, each of the local oscillator phases producing a discrete-time signal stream. The multiple phases of the discrete-time signal are processed in multiple paths, the paths sharing among themselves the discrete-time samples.

[010] According to another aspect of the invention, preferred methods are described including steps for sampling an RF input with I and Q phases of a local oscillator clock, each of the phases producing a stream of charge packets. Further steps include processing the I and Q charge packets in separate signal processing paths, and sharing the I and Q charge packets between the signal processing paths, whereby a bandpass filter characteristic is achieved and RF

image is substantially rejected.

[011] According to still another aspect of the invention, an example of a preferred embodiment of a system for complex filtering of a high frequency input signal, includes four single-pole IIR filters for sampling I+, I-, Q+, and Q- phases of an input signal. The IIR filters are interconnected for rotation of the filtered signals such that in combination the interconnected single-pole IIR filters provide a complex filter system.

[012] According to another aspect of the invention, a preferred embodiment provides a circuit for image rejection filtering in a direct sampling mixer. The circuit includes an IIR filter coupled to an input node, the IIR filter having a buffer capacitor for buffering input current, rotating capacitors coupled to the buffer capacitors in a configuration for reading phase signal components in rotation and for providing mixed filtered phase signal component outputs to four parallel output nodes.

[013] Additional preferred embodiments of the invention are described in which a cascaded arrangement is used to provide a high order filter with more than one stage of complex filtering.

[014] Further preferred embodiments of the invention are described in which one or more transconductive, amplifier, or buffer elements are coupled between cascaded stages of a high order complex filter.

[015] According to additional preferred embodiments of the invention, it is contemplated that complex filters according to the invention will be used as loop filters within sigma-delta analog-to-digital converters.

[016] The invention provides technical advantages including but not limited to a reduction in dynamic range requirements of downstream circuitry, such as for example IF amplifiers, and reduction in device power requirements, chip area,

and cost. These and other features, advantages, and benefits of the present invention will become apparent to one of ordinary skill in the art upon careful consideration of the detailed description of representative embodiments of the invention in connection with the accompanying drawings.

5 BRIEF DESCRIPTION OF THE DRAWINGS

[017] Figure 1 is a schematic block diagram illustrating an example of the practice of the invention;

[018] Figure 2 (prior art) is a schematic diagram illustrating an example of a real filter which may be used in the practice of preferred embodiments of the

10 invention;

[019] Figure 3 is a schematic block diagram of an example of a circuit demonstrating the practice of the invention;

[020] Figure 4 is a schematic block diagram showing a conceptual view of an example of the architecture of the practice of the invention; high-pass polyphase filter that will be turned into a discrete-time high-pass or band-pass filter.

15

[021] Figures 5A through 5D are a series of schematic diagrams illustrating a direct sampling mixer method and high-pass filter circuit and its operation according to a preferred embodiment of the invention; and

[022] Figure 6 is a graphical representation of transfer functions of direct sampling mixer methods and circuits according to examples of preferred embodiments of the invention.

20

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

[023] In general, the preferred embodiments of the invention provide band-pass and image reject filtering in a direct sampling mixer of an IF or RF system. This is accomplished by the use of rotating capacitors among the in-phase I and quadrature Q branches of the system, denoted $I+$, $I-$, $Q+$, $Q-$, respectively. The

25

exchange of information among the branches of the I and Q channels enables the implementation of a complex filter. It should be appreciated that preferred embodiments of the invention may be implemented without the use of op amps.

[024] Referring primarily to Figure 1, the methods of the invention are portrayed in a block diagram in which it can be seen that rotation of a switched capacitor C_R between the I and Q channels of the circuit causes a sharing of the charge among the four paths, I+, I-, Q+, Q-, resulting in a direct sampling and a complex filtering arrangement 10. The preferred embodiment of the filter 10 shown can be seen to have four sub-circuits 12, 14, 16, 18, which may be understood as single-pole IIR filters. Understanding of the present invention may be enhanced by an overview of the workings of one such sub-circuit 12 of the filter 10.

[025] Initially focusing exclusively on sub-circuit 12, a signal is output at node 20 and the sub-circuit 12 functions as follows: A history capacitor C_{H1} 22 is charged along with a rotating capacitor C_{R1} 24 of capacitor bank A1 26, preferably for 32 periods of the RF waveform. Meanwhile, charge stored in capacitor bank B1 28 is allowed to discharge to a buffer capacitor C_{B1} 30. During the next 32 periods of the RF waveform, capacitor bank A1 26 is allowed to discharge to the buffer capacitor C_{B1} 30 while capacitor bank B1 28, discharged from the previous cycle of 32 periods, collects new charge along with the history capacitor C_{H1} 22. Repetition of this sequence provides a first-order IIR filter with a pole determined by the ratio of the rotating capacitor C_{R1} 24 to the sum of C_{R1} and the history capacitor C_{H1} 22. The second first-order IIR filter is created through the charge-sharing interaction of the rotating capacitor C_{R1} 24 with the history capacitor C_{H1} 22. It should be understood that throughout the Figures and

description, the references C_R , C_H , and C_B are used to refer to rotating capacitors, history capacitors and buffer capacitors respectively. Numerical designations are added for clarity in referring to associated elements such as C_{R1} , C_{H1} , etc.

- 5 [026] A prior stage of filtering is obtained when the rotating capacitor C_{R1} 24 is allowed to share the charge with the history capacitor C_{H1} 22. Passive charge sharing permits the charge previously held on the buffer capacitor C_{B1} 30 to be shared with the new charge on the rotating capacitor C_{R1} 24 in a proportion according to their ratio, $C_{R1}/(C_{R1} + C_{B1})$. Since the buffer capacitor C_{B1} 30 is
10 never allowed to discharge, it retains a memory representative of previous samples and performs the second stage of IIR filtering. The pole of this second stage filter may be selected by choosing the ratio of the rotating capacitor C_{R1} 24 to the sum of C_{R1} and the buffer capacitor C_{B1} 30.

- [027] A cascaded filter having numerous single-pole IIR filter stages is based on
15 the principle of maintaining a uni-directional flow of information and disallowing feedback from a later stage to an earlier stage. This may be accomplished by completely discharging a rotating capacitor C_R before recharging it in the next sampling cycle with a history capacitor C_H . The rotating capacitor C_R is used as a charge-transferring mechanism that transfers charge from the earlier stage
20 output to the subsequent stage input, and is reset before it is again permitted to pass charge from the output of the earlier stage. This principle may be extended to provide additional IIR filtering stages. Further description of the details of cascading is provided in the referenced related patent application.

- [028] Now referring to the complex filter 10 of Figure 1, it may be appreciated
25 that the preferred embodiment shown and described contains four two-pole IIR

filters 12, 14, 16, 18. Two of the filters 12, 14, are connected to the I+ and I- nodes, 20, 32 of an RF system (not shown), and two filters 16, 18 are connected to the Q+ and Q- nodes 34, 36. The filter sub-circuits 12, 14, 16, 18 are also interconnected to provide complex filtering by rotating among their capacitors in order to share information among the I and Q branches of the circuit 10. Preferably, an input voltage such as an RF signal, V_{RF} , is converted to a corresponding current, i_{RF} , using a suitable transconductive element 38 as is known in the arts. It has been found that the rotation and integration on C_H results in a lossy complex integrator 10 in which feedback is provided to each opposing I and Q channel by a factor described by the expression $C_R / (C_H + C_R)$ [Expression 1], providing a single-pole complex IIR filter with a pole located at $C_H / (C_H + C_R) + j [C_R / (C_H + C_R)]$, [Expression 2], where j represents the square root of negative one. As a consequence of this operation, the passband of the lossy integrator 10 is moved to the positive frequencies while the negative frequencies fall in the stopband of the filter 10. It should be noted that by simply rotating C_R between the I and Q branches in the opposite direction, the same methods may be used to provide a filter with positive frequencies in the stopband and negative frequencies in the passband without departing from the concept of the invention. Preferably, such filtering is performed together with the down-conversion process in an RF system, eliminating the need for subsequent image rejection operations.

[029] Figure 2 (prior art) shows the I/Q top level MTDSM structure 11 as in the example of the referenced related patent application. The use of the rotating capacitors C_R improves upon the passive implementation of a real filter, but lacks the ability to perform band-pass filtering in the complex domain.

[030] Figure 3 shows an example of the I/Q top-level MTDSM architecture 10 of the invention arranged for performing complex filtering by allowing the sharing of charge samples across the paths I+, I-, Q+, Q-. For example, the Q- rotating capacitor C_R may be connected to the I+ history capacitor C_H . This arrangement provides the capability of effectively changing the sampling frequency. The interconnections between the history capacitors and rotating capacitors are controlled by a switching matrix, $\{(a,b,c,d) \times (1,2,3,4)\}$. The operation of the complex filter can be seen with further reference to Table 1. The baseline of the real-valued filtering, as shown in Figure 2, is maintained when the switches *a1*, *b2*, *c3*, and *d4* are on and the others are off. If the pairing between C_H and C_R is skewed, for example for the switch matrix configuration *a2*, *b3*, *c4*, and *d1*, the MTDSM still performs real-valued filtering, but the phase of the demodulated signal is offset by $\pi/2$. In practical wireless communications applications however, the absolute phase is not measurable so the two example static configurations discussed would be indistinguishable. Because of the spatial separation of the receiver and transmitter, only the relative phase changes would be measurable. All four configurations of the switch matrix are summarized in Table 1.

TABLE 1

<i>a1</i>	<i>b2</i>	<i>c3</i>	<i>d4</i>
<i>a2</i>	<i>b3</i>	<i>c4</i>	<i>d1</i>
<i>a3</i>	<i>b4</i>	<i>c1</i>	<i>d2</i>
<i>a4</i>	<i>b1</i>	<i>c2</i>	<i>d3</i>

[031] Complex filtering is realized by rotating through the matrix in the sequence shown by the rows of Table 1. For example, beginning with a first arbitrary instant of time, the switches a1, b2, c3, and d4 are in the "on" state; at the next instant, switches a2, b3, c4, and d1 are "on"; and so on. By rotating through the rows, a band-pass transfer function is defined with a center frequency
5 determined by the rotation speed, i.e., inverse of RF or LO cycles per rotation step. Selection between positive and negative frequency offsets may be accomplished by selecting the direction of rotation. It should be appreciated that the switch matrix is not required to be physically separated from the rotating
10 capacitor C_R and history capacitor C_H array structure, e.g.; Figure 3. The switches may be merged with the rotating capacitor C_R -coupled switches. The baseline of the real-valued filtering may also be high-pass instead of band-pass as in the above example.

[032] Figure 4 is an example of an implementation of a high-pass polyphase
15 filter useful in understanding the invention. The implementation of Figure 4 shows the polyphase filter constructed using passive resistors R and capacitors C . Alternatively, switched capacitors may be substituted for the resistors R and rotated temporally. Substituting for R_1 through R_4 , switched capacitors C_R may be rotated cyclically, C_{R1} , C_{R2} , C_{R3} , C_{R4} , C_{R1} ..., and so forth, while distributing the
20 input charges. In this way, the rotating capacitors C_R may each be connected with any of the history capacitors C_H , and buffer capacitors C_B (e.g., C_1 , C_2 , C_3 , C_4) associated with each quadrature phase, $I+$, $Q+$, $I-$, $Q-$. If, for example, the active rotating capacitor of the four quadrature phases shift by one history capacitor C_H with each LO cycle, the received frequency would be shifted, up or
25 down depending on direction of rotation, by one-fourth. For a precise frequency offset, a dithered selection may also be used. Of course, in order to preserve

the quadrature signaling, it would be required to switch the active rotating capacitors in tandem.

[033] Figures 5A through 5D depict the progression of the switching sequence to illustrate an example of a preferred direct sampling mixer 10 circuit and method embodying the invention with predominantly high-pass filtering. The four input nodes indicated by I+, Q+, I-, and Q-, accept the input signal for sampling. Four buffer capacitors, C_{B1} , C_{B2} , C_{B3} , C_{B4} , are coupled to the input nodes I+, Q+, I-, Q, respectively. The buffer capacitors, C_{B1} , C_{B2} , C_{B3} , C_{B4} , are in turn coupled to rotating capacitors, C_{R1} , C_{R2} , C_{R3} , C_{R4} , in a configuration that enables them to be individually switched "on" and "off" according to the phase of the input signal using a matrix of switches, $\{(a,b,c,d) \times (1,2,3,4)\}$, as denoted in Table 1, typically implemented using MOS transistors.

[034] Thus, referring to Figures 5A through 5D, in conjunction with Table 1, it can be seen that a rotation among the switched capacitors C_{Rn} is provided such that a complex filter 10 is implemented. Selection of the ratio of capacitors C_R and C_H determines the filtering characteristics of the filter 10. The results are output to parallel output nodes, for further processing or additional cascaded filtering stages.

[035] It should be understood that the complex filter transfer function is dependent upon the ratio of C_R to C_H . A graphical depiction of the transfer functions of example circuits implemented according to the invention is shown in Figure 6. It should also be appreciated by those skilled in the arts that the transfer function may be controlled by the rotation speed.

[036] The complex filtering arrangement as shown and described may be repeated two or more stages in a cascading arrangement in the same manner as filters are commonly cascaded in the arts, in order to provide enhanced filtering

capabilities. Each cascaded stage functions as described, providing two or more complex filter stages 10. In principle, an infinite number of stages 10 according to the invention may be cascaded, although in practice, fewer stages will be used. It should also be appreciated by those skilled in the arts that in some applications it may be desirable to incorporate additional electronic circuit elements, for example, transconductive, amplifying, or buffer elements, between cascaded stages of complex filters implemented according to the invention in order to provide increasingly high order complex filters.

[037] Thus, the invention provides image rejection filtering in a direct sampling mixer. The invention may be readily applied to signal processing applications with favorable power and cost savings and avoidance of dependency on the matching of individual circuit components. While the invention has been described with reference to certain illustrative embodiments in an IF or RF environment, the methods and devices described are not intended to be construed in a limiting sense.

CLAIMS

1. A method for complex image rejection filtering in a direct sampling mixer comprising the steps of:

sampling an RF input with multiple phases of a local oscillator clock, each of the local oscillator phases producing a discrete-time signal stream;

processing the multiple phases of the discrete-time signal in multiple paths, the paths sharing among themselves the discrete-time samples, whereby a bandpass filter characteristic is achieved during the processing step, and whereby an RF image is substantially rejected.

2. A method according to claim 1 wherein the multiple phases of the local oscillator clock comprise two phases I and Q spaced approximately 90 degrees apart.

3. A method according to claim 1 wherein the multiple phases of the local oscillator clock consist of four phases I+, I-, Q+, Q-, spaced approximately 90 degrees apart.

4. A method according to claim 1 wherein the discrete-time signal stream comprises charge packets.

5. A method according to claim 1 wherein the step of sharing discrete-time samples further comprises the sharing of charge packets.

6. A method according to claim 1 further comprising the step of converting an RF input voltage into current.
7. A method for complex filtering in a direct sampling mixer comprising:
 - sampling an RF input with I and Q phases of a local oscillator clock, each of the phases producing a stream of charge packets,
 - processing the I and Q charge packets in separate signal processing paths,
 - sharing the I and Q charge packets between the signal processing paths, whereby a bandpass filter characteristic is achieved during the processing step, and whereby an RF image is substantially rejected.
8. A complex filter system for filtering a high frequency input signal, the complex filter comprising:
 - a first IIR filter for sampling an I+ phase of the input signal;
 - a second IIR filter for sampling an I- phase of the input signal;
 - a third IIR filter for sampling an Q+ phase of the input signal;
 - a fourth IIR filter for sampling an Q- phase of the input signal;
 - wherein the IIR filters are interconnected for rotation of filtered signals such that in combination the interconnected IIR filters provide a complex filter.

9. A complex filter system for filtering a high frequency input signal according to claim 8 wherein each IIR filter further comprises a history capacitor, rotating capacitor, and buffer capacitor adapted for sampling, storing and transferring charge from the input signal; and

wherein each IIR filter has a pole determined by the ratio of its rotating capacitor to its history capacitor and is adapted to provide filtering of an input signal.

10. A complex filter system for filtering a high frequency input signal comprising:

two or more complex filter stages according to claim 8 coupled in a cascading configuration for providing high order filtering.

11. A complex filter system according to claim 10 further comprising one or more transconductive elements coupled between adjacent stages.

12. A complex filter system according to claim 10 further comprising one or more amplifier elements coupled between adjacent stages.

13. A complex filter system according to claim 10 further comprising one or more buffer elements coupled between adjacent stages.

14. A complex filter system according to claim 9 wherein the system has a pole described by,

$$C_H / (C_H + C_R) + j [C_R / (C_H + C_R)], \text{ [Expression 2], wherein;}$$

C_R = rotating capacitor;

C_H = history capacitor.

15. A complex filter system according to claim 8 wherein the complex filter comprises a loop filter in a sigma-delta analog-to-digital converter.

16. A circuit for image rejection filtering in a direct sampling mixer comprising:
an input node,
four parallel output nodes for producing four phases of an output signal;
coupled to the input node, an IIR filter further comprising:
a buffer capacitor for buffering input current;
rotating capacitors coupled to the buffer capacitors in a
configuration for reading the phase signal components in rotation and for
providing mixed filtered phase signal component outputs to the output
nodes.

17. A circuit according to claim 16 wherein the direct sampling mixer comprises a sigma-delta analog-to-digital converter.


18. A circuit for image rejection filtering in a direct sampling mixer comprising two or more circuit stages according to claim 16 coupled in a cascaded configuration.

19. A circuit for image rejection filtering in a direct sampling mixer according to claim 18 further comprising one or more transconductive elements coupled between adjacent stages.



20. A circuit for image rejection filtering in a direct sampling mixer according to claim 18 further comprising one or more amplifier elements coupled between adjacent stages.

21. A circuit for image rejection filtering in a direct sampling mixer according to claim 18 further comprising one or more buffer elements coupled between adjacent stages.


1/6





2/6

FIG. 2
(PRIOR ART)*FIG. 4*



3/6



4/6



5/6



6/6

FIG. 6

