



(51) International Patent Classification:

H01L 21/335 (2006.01) *H01L 29/16* (2006.01)
H01L 29/778 (2006.01)

(21) International Application Number:

PCT/US2010/024878

(22) International Filing Date:

22 February 2010 (22.02.2010)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

12/390,593 23 February 2009 (23.02.2009) US

(71) Applicant (for all designated States except US):
RAYTHEON COMPANY [US/US]; 870 Winter Street,
Waltham, Massachusetts 02451-1449 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **CHEN, Mary, Y.**
[US/US]; 1063 Windmill Lane, Oak Park, California
91377 (US). **DEELMAN, Peter, W.** [US/US]; 23511
Bluebird Drive, Calabasas, California 91302 (US).

(74) Agents: **MOOSEY, Anthony, T.** et al.; Suite 301A,
354A Turnpike St., Canton, Massachusetts 02021 (US).

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ,

CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO,
DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,
HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP,
KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD,
ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI,
NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD,
SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR,
TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,
ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ,
TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,
MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM,
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted
a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of
the earlier application (Rule 4.17(iii))

Published:

- with international search report (Art. 21(3))

(54) Title: FABRICATING A DEVICE WITH A DIAMOND LAYER




FIG. 10

(57) Abstract: In one aspect, a method includes forming a silicon dioxide layer on a surface of a diamond layer disposed on a gallium nitride (GaN)-type layer. The method also includes etching the silicon dioxide layer to form a pattern. The method further includes etching portions of the diamond exposed by the pattern.

FABRICATING A DEVICE WITH A DIAMOND LAYER

BACKGROUND

Gallium Nitride (GaN) has electrical and physical properties that make it
5 highly suitable for high frequency (HF) and/or high power microwave devices. These
devices produce a high amount of heat requiring a heat spreader to be attached to the
devices to avoid device failure. One such heat spreader is diamond. A number of
processes include forming diamond on a bottom surface of an HF and/or high power
device opposite a top surface. The top surface of the HF device includes, for
10 example, a source, a drain and a gate. In one example, a hot filament chemical vapor
deposition (CVD) process has been used to form diamond that is used with GaN
layers. Generally, these diamond layers are not deposited directly onto the GaN layers
but onto some other material (e.g., silicon, silicon carbide, and so forth) that is
eventually disposed with the GaN layer.

15

SUMMARY

In one aspect, a method includes forming a silicon dioxide layer on a surface
of a diamond layer disposed on a gallium nitride (GaN)-type layer, etching the silicon
dioxide layer to form a pattern and includes etching portions of the diamond exposed
20 by the pattern.

In another aspect, a method includes forming a silicon dioxide layer on a
diamond layer disposed on a gallium nitride (GaN)-type layer, etching portions of the
silicon dioxide based on a first isolation mask to expose portions of the diamond
layer, etching the portions of the diamond layer exposed by the silicon dioxide after
25 the first etch, etching portions of the silicon dioxide layer based on an ohmic

contact/gate mask to expose a first portion and a second portion of the diamond layer, etching the first portion and the second portion of the diamond layer to expose a first portion and a second portion of the GaN-type layer and etching portions of the GaN-type layer based on a second isolation mask.

5 In another aspect, a method includes forming a first silicon dioxide layer on a diamond layer disposed on a gallium nitride (GaN)-type layer, etching portions of the first silicon dioxide layer based on a first ohmic mask to expose portions of the diamond layer, etching the portions of the diamond layer exposed by the first silicon dioxide layer to expose a first portion of the GaN-type layer, forming a second silicon
10 dioxide layer on the diamond layer and the exposed first portion of the GaN-type layer, etching a first portion of the second silicon dioxide layer based on a first isolation mask to expose portions of the diamond layer, etching the first portion of the diamond layer exposed by the second silicon dioxide, etching a second portion of the second silicon dioxide layer and etching the second portion of the diamond layer
15 exposed by the second silicon dioxide based to expose a second portion of the GaN-type layer.

In a further aspect, a method includes forming a silicon dioxide layer on a diamond layer disposed on a gallium nitride (GaN)-type layer, etching portions of the silicon dioxide layer based on a multipurpose mask to expose portions of the diamond
20 layer and etching the portions of the diamond layer exposed by the silicon dioxide to expose a first portion and a second portion of the GaN-type layer.

DESCRIPTION OF THE DRAWINGS

FIG. 1 is a flowchart of an example of a process to fabricate a device with a
25 diamond layer.

FIGS. 2A to 2H are diagrams corresponding to the process of FIG. 1.

FIG. 3 is a flowchart of another example of a process to fabricate the device with the diamond layer.

FIGS. 4A to 4N are diagrams corresponding to the process of FIG. 3.

5 FIG. 5 is a flowchart of a further example of a process to fabricate the device with the diamond layer.

FIGS. 6A to 6R are diagrams corresponding to the process of FIG. 5.

FIG. 7 is a flowchart of a still further example of a process to fabricate the device with the diamond layer.

10 FIGS. 8A to 8K are diagrams corresponding to the process of FIG. 7.

FIGS. 9A and 9B are examples of a high electron mobility transistor (HEMT) device with diamond layers.

FIG. 10 is another example of the HEMT device with diamond layers.

15

DETAILED DESCRIPTION

While placing diamond on a bottom surface effectively reduces heat in a device (e.g., the device may be a high frequency device, a high electron mobility transistor (HEMT), a high power microwave device, a heterostructure Field Effect Transistor (HFET) and so forth), placing a diamond layer on top of the device can
20 further contribute to spreading heat. For example, a diamond layer adjacent to a gate in a high frequency (HF) and/or high power transistor may effectively spread heat away from the gate. However, forming a diamond layer in such devices requires a process that integrates diamond processing with device fabrication processing.

Described herein are several alternatives to forming diamond on a top surface of a
25 gallium nitride (GaN)-type layer in device fabrication. As used herein a GaN-type

layer may include undoped GaN, doped GaN or GaN combined with other elements (e.g., AlGaIn) or any combination thereof. In one example, GaN-type layer may include multiple layers of GaN-type layers (e.g., a layer of AlGaIn on top of a layer of undoped or doped GaN). In some examples, the GaN-type layer is a substrate.

5 Referring to FIGS. 1 and 2A to 2H, an example of a process to fabricate a device 60 with a GaN layer and a diamond layer is a process 10. A silicon dioxide layer 42 is formed on a diamond layer 32 which is disposed on a GaN-type layer 36 (FIG. 2A) (12). In one example, a 1,000 Angstrom silicon dioxide layer is deposited using plasma enhanced chemical vapor deposition (PECVD). The GaN-type layer 36
10 is typically grown on another material, for example, silicon carbide 38.

Using photolithography, a mask is formed on the silicon dioxide 42 (18). For example, photoresist 52 is deposited on the silicon dioxide layer 42 (FIG. 2B) and an overlay (not shown) in the form of the mask is placed on or directly above the photoresist 52. The photoresist 52 that is not covered by the overlay is exposed to
15 ultraviolet light, for example. Depending on the type of photoresist (either positive photoresist or negative photoresist), either the photoresist exposed by the ultraviolet light is removed or the photoresist not exposed by the ultraviolet light is removed. The remaining portions of the photoresist 52 form the mask (FIG. 2C).

Portions of the silicon dioxide 42 that are exposed by the mask (i.e., the
20 portions of the silicon dioxide 42 that are not covered by photoresist 52) are etched (20) (FIG. 2D). For example, the exposed portions of the silicon dioxide 42 are etched using an inductively coupled plasma (ICP) process using a carbon tetrafluoride and oxygen mixture.

The photoresist 52 is removed (22) (FIG. 2E). In one example, the photoresist 52 is thinned prior to removal. The remaining silicon dioxide layer 42 becomes an extension of the mask to form a silicon dioxide patterned mask.

Portions of the diamond layer 32 that are exposed by the silicon dioxide patterned mask (i.e., the portions of the diamond layer 32 that are not covered by the silicon dioxide 42) are etched (24) (FIG. 2F). For example, the exposed portions of the diamond layer 32 are etched using, for example, the ICP process using an oxygen mixture or an oxygen and argon mixture. In one example, the etching of the diamond layer 32 extends down to but does not include the GaN-type layer 36.

The silicon dioxide layer 42 is removed (26) (FIG. 2G), for example, using a hydrogen fluoride (HF) based solution (e.g., hydrofluoric acid).

Isolation is formed, for example, by etching the GaN-type layer 36 (28) and a gate 66 and two ohmic contacts 62 (e.g., a source and a drain) are added to form the device 60 (30) (FIG. 2H). For example, the device 60 may be formed by using a combination of photolithographic steps, metallization steps and/or repeating one or more of the processing blocks 12, 18, 20, 22, 24, 26, 28 and 30.

Other processing steps may be used with processing blocks 12, 18, 20, 22, 24, 26, 28 and 30 to fabricate the device 60. As will be described, processes 100, 200 and 300 are specific examples to form the device 60 using the process 10. Other examples are apparent to one of ordinary skill in the art.

Referring to FIGS. 3 and 4A to 4N, another process to fabricate the device 60 is the process 100. The silicon dioxide layer 42 is formed on the diamond layer 32 (102) (FIG. 4A). Photolithography is used to form a first isolation mask (106). For example, the photoresist 52 is deposited onto the silicon dioxide layer 42 (FIG. 4B) and portions of the photoresist 52 are removed to form the first isolation mask using

photolithography (FIG. 4C). Portions of the silicon dioxide layer 42 not covered by the photoresist 52 are etched (110) (FIG. 4D). The photoresist 52 is removed (114) and portions of the diamond layer 32 not covered by the silicon dioxide layer 42 are etched (118) (FIG. 4E) using, for example, the ICP process using an oxygen mixture or an oxygen and argon mixture.

A photolithographic process is used to form an ohmic contact/gate mask (126). For example, photoresist 152 is deposited on the silicon dioxide layer 42 (FIG. 4F) and using photolithography, portions of the photoresist 152 are removed to form the ohmic contact/gate mask (FIG. 4G). As will be described, the ohmic contact/gate mask is used to form the ohmic contacts 62 and the gate 66 along with a subsequent use of a gate mask and an ohmic contact mask.

Portions of the silicon dioxide layer 42 not covered by the photoresist 152 are etched (130) (FIG. 4H). The photoresist 152 is removed (134) and portions of the diamond layer 32 not covered by the silicon dioxide layer 42 are etched (140) (FIG. 4I) using, for example, the ICP process using an oxygen mixture or an oxygen and argon mixture. In one example, etching the diamond and into the GaN-type layer 36 may be desired so that an addition processing block (not shown) to the process 100 may also include an ICP etch using a chlorine mixture. The silicon dioxide layer 42 is removed (144) (FIG. 4J).

Photolithography is used to form an ohmic mask using photoresist 152' (148) (FIG. 4K). Metallization is used to deposit metal onto the GaN-type layer 36 not covered by the photoresist 152' to form the ohmic contacts 62 (150) (FIG. 4L). In one example, the metallization process includes depositing a metal, liftoff of the metal which includes removal of the photoresist 152' and annealing the metal.

Photolithography is used to form a second isolation mask using photoresist 52' (154) (FIG. 4M). Portions of the GaN-type layer 36 not covered by the photoresist 52' are etched (158) (FIG. 4M). For example, the GaN-type layer 36 is etched using, for example, the ICP process using a chlorine gas mixture for 1 minute and 40
5 seconds. The photoresist 52' is removed (162) and using a photolithographic process a gate mask is formed using photoresist 156 (164) (FIG. 4N). A metallization process is used to form the gate 66 (168) (FIG. 2H).

Referring to FIGS. 5 and 6A to 6R, another process to fabricate the device 60 is the process 200. A first silicon dioxide layer 42 is formed on the diamond layer 32
10 (202) (FIG. 6A). Photolithography is used to form an ohmic contact mask (208). For example, a photoresist 252 is deposited onto the silicon dioxide 42 (FIG. 6B) and the ohmic contact mask is formed (FIG. 6C). Portions of the first silicon dioxide 42 not covered by the photoresist 252 are etched (212) (FIG. 6D). The photoresist 252 is removed (216) and portions of the diamond layer 32 not covered by the first silicon
15 dioxide 42 are etched (220) (FIG. 6E) using, for example, the ICP process using an oxygen mixture or an oxygen and argon mixture. The first silicon dioxide layer 42 is removed (224) (FIG. 6F). In one example, the first silicon dioxide 42 is removed using an HF based solution (e.g., hydrofluoric acid).

A second silicon dioxide layer 42' is deposited (228) (FIG. 6G). In one
20 example, the second dioxide layer 42' is deposited using PECVD. In one example, the thickness of the second silicon dioxide layer 42' is 1,000 Angstroms. A photolithographic process is used to form an isolation mask (230). For example, photoresist 52 is deposited onto the second silicon dioxide layer 42' and using photolithography, the photoresist 52 forms the isolation mask (FIG. 6H).

Portions of the second silicon dioxide 42' not covered by the photoresist 52 are etched (234) (FIG. 6I). The photoresist 52 is removed (236) (FIG. 6I) and portions of the diamond layer 32 not covered by the second silicon dioxide layer 42' are etched (238) (FIG. 6J) using, for example, the ICP process using an oxygen mixture or an oxygen and argon mixture. In one example, the photoresist 52 is thinned prior to removal.

Using a photolithographic process a gate mask is formed using photoresist 256 (242) (FIG. 6K). A portion of the second silicon dioxide layer 42' not covered by the photoresist 256 is etched (246) and the photoresist 256 is removed (250) (FIG. 6L). A portion of the diamond layer 32 not covered by the second silicon dioxide 42' is etched (254) (FIG. 6M) using, for example, the ICP process using an oxygen mixture or an oxygen and argon mixture. The second silicon dioxide layer 42' is removed (258). In one example, the silicon dioxide 42' is removed using an HF based solution (e.g., hydrofluoric acid). A photolithographic process is used to form a second ohmic contact mask using photoresist 252' (262) (FIG. 6N). In one example, etching into the GaN-type layer 36 may be desired so that an additional processing block (not shown) in the process 200 may also include an ICP etch using a chlorine mixture. In one example, the etch into the GaN-type layer 36 is 100 Angstroms.

Using a metallization process, the ohmic contacts 32 are formed (264) (FIG. 6O). In one example, the metallization process includes depositing a metal, liftoff of the metal which includes removal of the photoresist 252' and annealing the metal.

A photolithographic process is used to form a second isolation mask using photoresist 52' (268) (FIG. 6P). Portions of the GaN-type layer 36 not covered by the photoresist 52' are etched (272) (FIG. 6Q). For example, the GaN-type layer 36 is etched using, for example, the ICP process using a chlorine gas mixture for 1 minute

and 40 seconds. The photoresist 52' is removed (276) and a photolithographic process is used to form a second gate mask using photoresist 256' (262) (FIG. 6R). Using a metallization process, the gate 66 is formed (284) (FIG. 2H).

Referring to FIGS. 7 and 8A to 8K, another process to fabricate the device 60 is the process 300. Silicon dioxide 42 is formed on the diamond layer 32 (302) (FIG. 8A). Photolithography is used to form a multipurpose mask (306). For example, photoresist 352 is deposited onto the silicon dioxide 42 (FIG. 8B) and the multipurpose mask is formed (FIG. 8C). The multipurpose mask is a preprocessing mask for subsequent ohmic, isolation and gate mask processing. Portions of the silicon dioxide 42 not covered by the photoresist 352 are etched (310) (FIG. 8D). The photoresist 352 is removed (314) and portions of the diamond layer 32 not covered by the silicon dioxide 42 are etched (318) (FIG. 8E) using, for example, the ICP process using an oxygen mixture or an oxygen and argon mixture. The silicon dioxide 42 is removed (322) (FIG. 8F).

A photolithographic process is used to form an ohmic contact mask using photoresist 352' (326) (FIG. 8G). Using a metallization process, the ohmic contacts 62 are formed (330) (FIG. 8H). In one example, the metallization process includes depositing a metal, liftoff of the metal, which includes removal of the photoresist 352' and annealing the metal.

A photolithographic process is used to form an isolation contact mask using photoresist 52 (334) (FIG. 8I). Portions of the GaN-type layer 36 not covered by the photoresist 52 are etched (338) (FIG. 8J). For example, the GaN-type layer 36 is etched using, for example, the ICP process using a chlorine gas mixture for 1 minute and 40 seconds. The photoresist 52 is removed (342) and a photolithographic process

is used to form a gate mask using photoresist 366 (344) (FIG. 8K). Using a metallization process, the gate 66 is formed (348) (FIG. 2H).

Referring to FIG. 9A, one example of the device 60 is a device 400. The device 400 includes a source 404, a drain 406 and a gate 408 (e.g., a T-Gate) that are formed using photolithographic and metallization processes that include depositing metal onto to a surface 402 of a GaN-type layer 436. The device also includes a second diamond layer 464 on a bottom surface 412 of the GaN-type layer 436.

The gate 408 is formed in a diamond layer 432 after removal of portions of the diamond layer 432 thereby exposing the GaN-type layer 436. In this example, the removal of portions of the diamond layer 432 splits the diamond layer into two diamond layers 432a, 432b each having a width W. In this configuration, the diamond layers 432a, 432b may function as a dielectric layer and a heat spreader by removing the heat away from the gate 408 and between the gate and the drain 406 significantly reducing temperatures at the gate 408. In some examples, the widths of the diamond layers 432a, 432b may not be equal. In one example, portions of the gate 408 are adjacent to and in contact with the diamond layers 432a, 432b and other portions of the gate 408 form gaps 410a, 410b (e.g., air gaps) between the gate 408 and the diamond layers 432a, 432b.

In one example, the device 400 may be a high frequency device, a high electron mobility transistor (HEMT) and/or a high power microwave device and so forth. For example, a diamond layer 432 may be integrated directly into the device 400 and used not only to remove heat but function as a dielectric, for example, as used in capacitance structures. For example, the dielectric constant of diamond is about 5.7 which is close to the dielectric constant of about 7 for silicon nitride films commonly

used in GaN devices; however, diamond films have a greater thermal conductivity than the silicon nitride films.

In one example, the gate 408, the gaps 410a, 410b, the diamond layer 432a, 432b form capacitance structures. In other examples, other materials may fill gaps
5 410a, 410b that may or may not contribute to capacitance.

Referring to FIG. 9B, in still further examples, a device 400' does not include gaps 410a, 410b so that the gate 408 is directly on the surface of the diamond layers 432a, 432b thereby contributing to greater heat spreading away from the gate.

Referring to FIG. 10, a device 400'' is similar to the device 400' with the
10 GaN-type layer 436 including an AlGaN layer 472 and a GaN layer 466. Other GaN-type materials may be added to the GaN-type layer 436 than the AlGaN 472. The GaN-type layer 436 may also be replaced with doped or undoped GaN or other GaN-type materials.

The processes to form devices 400, 400', 400'' including processes to form
15 the second diamond layer 464 are described in Patent Application Serial Number 12/341,115, filed December 22, 2008 and titled "FABRICATING A GALLIUM NITRIDE DEVICE WITH A DIAMOND LAYER" and Patent Application Serial Number 12/341,191, filed December 22, 2008 and titled "FABRICATING A GALLIUM NITRIDE LAYER WITH DIAMOND LAYERS", which are
20 incorporated herein in their entirety and each are assigned to Raytheon Company of Waltham, Massachusetts, the assignee of this patent application.

The devices 400, 400', 400'' may include the diamond layer 432a extending to the source 404 and/or the diamond layer 432b extending to the drain 406 for surface passivation and/or heat spreading purposes.

The processes described herein are not limited to the specific embodiments described. For example, the processes are not limited to the specific processing order of the process blocks in FIGS. 1, 3, 5 and 7. Rather, any of the processing blocks of FIGS. 1, 3, 5 and 7 may be re-ordered, combined or removed, performed in parallel or
5 in serial, as necessary, to achieve the results set forth above. Furthermore, while photolithography is used to form the gate structures in FIGS. 1, 3, 5 and 7 one of ordinary skill in the art would recognize that photolithography may be replaced by electron beam (e-beam) lithography, for example, to etch the silicon dioxide layer to form devices with shorter gate lengths.

10 While the invention is shown and described in conjunction with a particular embodiment having an illustrative product having certain components in a given order, it is understood that other embodiments well within the scope of the invention are contemplated having more and fewer components, having different types of components, and being coupled in various arrangements. Such embodiments will be
15 readily apparent to one of ordinary skill in the art. Other embodiments not specifically described herein are also within the scope of the following claims.

What is claimed is:

1. A method, comprising:

forming a silicon dioxide layer on a surface of a diamond layer disposed on a gallium nitride (GaN)-type layer;

5 etching the silicon dioxide layer to form a pattern; and
etching portions of the diamond exposed by the pattern.

2. The method of claim 1 wherein forming a silicon dioxide layer on a surface of a diamond layer disposed on a gallium nitride (GaN)-type layer comprises forming
10 a silicon dioxide layer on a surface of a diamond layer disposed on an aluminum gallium nitride (AlGaN) layer disposed on a GaN layer.

3. The method of claim 1, further comprising:

depositing photoresist onto the silicon dioxide layer; and
15 using a photolithographic process to form the pattern with the photoresist.

4. The method of claim 1 wherein etching the silicon dioxide layer to form a pattern comprises etching the silicon dioxide layer using an inductively coupled plasma (ICP) process.

20

5. The method of claim 4 wherein etching the silicon dioxide layer using the ICP process comprises using the ICP process using a carbon tetrafluoride and oxygen mixture.

6. The method of claim 1 wherein etching portions of the diamond layer comprises etching portions of the diamond using an inductively coupled plasma (ICP) process.

5 7. The method of claim 6 wherein etching portions of the diamond layer comprises using the ICP process using an oxygen mixture.

8. The method of claim 6 wherein etching portions of the diamond layer comprises using the ICP process using an oxygen and argon mixture.

10

9. The method of claim 1, further comprising using a photolithographic process and a metallization process to form an ohmic contact.

10. The method of claim 9 wherein the metallization process comprises:
15 depositing a metal;
 lifting off the metal comprising removal of photoresist; and
 annealing the metal.

11. The method of claim 1, further comprising using a photolithographic
20 process and a metallization process to form a gate.

12. The method of claim 1, further comprising using an electron beam lithographic process and a metallization process to form a gate.

13. The method of claim 1 wherein forming a silicon dioxide layer on a surface of a diamond layer disposed on a gallium nitride layer comprises forming a silicon dioxide layer on a surface of a first diamond layer disposed on a first surface of a gallium nitride layer, and

5 further comprising disposing a second diamond layer on a second surface of the GaN-type layer opposite the first surface of the GaN-type layer.

14. The method of claim 1, further comprising fabricating one of a high frequency device, a high electron mobility transistor (HEMT) or a microwave device
10 from the GaN-type layer.

15. The method of claim 1 wherein forming a silicon dioxide layer on a surface of a diamond layer disposed on a gallium nitride (GaN)-type layer comprises forming a silicon dioxide layer on a surface of a diamond layer disposed on a GaN-type layer comprising at least one of undoped GaN, doped GaN and GaN combined
15 with another element.

16. A method, comprising:

forming a silicon dioxide layer on a diamond layer disposed on a gallium
20 nitride (GaN)-type layer;

etching portions of the silicon dioxide based on a first isolation mask to expose portions of the diamond layer;

etching the portions of the diamond layer exposed by the silicon dioxide after the first etch;

etching portions of the silicon dioxide layer to expose a first portion and a second portion of the diamond layer;

etching the first portion and the second portion of the diamond layer to expose a first portion and a second portion of the GaN-type layer; and

5 etching portions of the GaN-type layer based on a second isolation mask.

17. The method of claim 16 wherein forming a silicon dioxide layer on a surface of a diamond layer disposed on a gallium nitride (GaN)-type layer comprises forming a silicon dioxide layer on a surface of a diamond layer disposed on an
10 aluminum gallium nitride (AlGaN) layer disposed on a GaN layer.

18. The method of claim 16, further comprising:

using a first metallization process to form an ohmic contact on the first exposed portion of the GaN-type layer; and

15 using a second metallization process to form a gate on the second exposed portion of the GaN-type layer.

19. The method of claim 16, further comprising fabricating one of a high frequency device, a high electron mobility transistor (HEMT) or a microwave device
20 from the GaN-type layer.

20. The method of claim 16, wherein forming a silicon dioxide layer on a surface of a diamond layer disposed on a gallium nitride (GaN)-type layer comprises forming a silicon dioxide layer on a surface of a diamond layer disposed on a GaN-

type layer comprising at least one of undoped GaN, doped GaN and GaN combined with another element.

21. A method, comprising:

5 forming a first silicon dioxide layer on a diamond layer disposed on a gallium nitride (GaN)-type layer;

 etching portions of the first silicon dioxide layer based on a first ohmic mask to expose portions of the diamond layer;

 etching the portions of the diamond layer exposed by the first silicon dioxide
10 layer to expose a first portion of the GaN-type layer;

 forming a second silicon dioxide layer on the diamond layer and the exposed first portion of the GaN-type layer;

 etching a first portion of the second silicon dioxide layer based on a first isolation mask to expose portions of the diamond layer;

15 etching the first portion of the diamond layer exposed by the second silicon dioxide;

 etching a second portion of the second silicon dioxide layer; and

 etching the second portion of the diamond layer exposed by the second silicon dioxide based to expose a second portion of the GaN-type layer.

20

22. The method of claim 21 wherein forming a silicon dioxide layer on a surface of a diamond layer disposed on a gallium nitride (GaN)-type layer comprises forming a silicon dioxide layer on a surface of a diamond layer disposed on an aluminum gallium nitride (AlGaN) layer disposed on a GaN layer.

25

23. The method of claim 21, further comprising:

using a first metallization process to form an ohmic contact on the first portion of the GaN-type layer based on a second ohmic contact mask;

etching portions of the GaN-type layer based on an isolation mask; and

5 using a second metallization process to form a gate on the second portion of the GaN-type layer.

24. The method of claim 21, further comprising fabricating one of a high frequency device, a high electron mobility transistor (HEMT) or a microwave device
10 from the GaN-type layer.

25. The method of claim 21, wherein forming a first silicon dioxide layer on a surface of a diamond layer disposed on a gallium nitride (GaN)-type layer comprises forming a first silicon dioxide layer on a surface of a diamond layer disposed on a
15 GaN-type layer comprising at least one of undoped GaN, doped GaN and GaN combined with another element.

26. A method, comprising:

forming a silicon dioxide layer on a diamond layer disposed on a gallium
20 nitride (GaN)-type layer;

etching portions of the silicon dioxide layer based on a multipurpose mask to expose portions of the diamond layer; and

etching the portions of the diamond layer exposed by the silicon dioxide to expose a first portion and a second portion of the GaN-type layer.

25

27. The method of claim 26 wherein forming a silicon dioxide layer on a surface of a diamond layer disposed on a gallium nitride (GaN)-type layer comprises forming a silicon dioxide layer on a surface of a diamond layer disposed on an aluminum gallium nitride (AlGaN) layer disposed on a GaN layer.

5

28. The method of claim 26, further comprising:


using a first metallization process to form an ohmic contact on the first exposed portion of the GaN-type layer based on an ohmic contact mask;

etching portions of the GaN-type layer based on an isolation mask; and

10 using a second metallization process to form a gate on the second exposed portion of the GaN-type layer.

29. The method of claim 26, further comprising fabricating one of a high frequency device, a high electron mobility transistor (HEMT) or a microwave device
15 from the GaN-type layer.

30. The method of claim 26, wherein forming a silicon dioxide layer on a surface of a diamond layer disposed on a gallium nitride (GaN)-type layer comprises forming a silicon dioxide layer on a surface of a diamond layer disposed on a GaN-
20 type layer comprising at least one of undoped GaN, doped GaN and GaN combined with another element.

**FIG. 1**

Diamond layer <u>32</u>
Gallium Nitride (GaN) <u>36</u>
Silicon Carbide <u>38</u>

FIG. 2A

Silicon dioxide <u>42</u>
Diamond layer <u>32</u>
GaN-type layer <u>36</u>
Silicon Carbide <u>38</u>

FIG. 2B

Photoresist <u>52</u>
Silicon dioxide <u>42</u>
Diamond layer <u>32</u>
GaN-type layer <u>36</u>
Silicon Carbide <u>38</u>

FIG. 2C




FIG. 2D




FIG. 2E




FIG. 2F




FIG. 2G




FIG. 2H




FIG. 3

Silicon dioxide <u>42</u>
Diamond layer <u>32</u>
GaN-type layer <u>36</u>
Silicon Carbide <u>38</u>

FIG. 4A

Photoresist <u>52</u>
Silicon dioxide <u>42</u>
Diamond layer <u>32</u>
GaN-type layer <u>36</u>
Silicon Carbide <u>38</u>

FIG. 4B




FIG. 4C




FIG. 4D




FIG. 4E




FIG. 4F




FIG. 4G




FIG. 4H




FIG. 4I




FIG. 4J




FIG. 4K




FIG. 4L




FIG. 4M




FIG. 4N




FIG. 5




FIG. 6A




FIG. 6B

Photoresist <u>252</u>	Photoresist <u>252</u>	Photoresist <u>252</u>
Silicon dioxide <u>42</u>		
Diamond layer <u>32</u>		
GaN-type layer <u>36</u>		
Silicon Carbide <u>38</u>		

FIG. 6C

Photoresist <u>252</u>	Photoresist <u>252</u>	Photoresist <u>252</u>
Silicon dioxide <u>42</u>	Silicon dioxide <u>42</u>	Silicon dioxide <u>42</u>
Diamond layer <u>32</u>		
GaN-type layer <u>36</u>		
Silicon Carbide <u>38</u>		

FIG. 6D




FIG. 6E




FIG. 6F




FIG. 6G




FIG. 6H




FIG. 6I




FIG. 6J




FIG. 6K




FIG. 6L




FIG. 6M




FIG. 6N




FIG. 6O




FIG. 6P




FIG. 6Q





FIG. 6R

**FIG. 7**




FIG. 8A




FIG. 8B




FIG. 8C




FIG. 8D




FIG. 8E




FIG. 8F




FIG. 8G




FIG. 8H




FIG. 8I




FIG. 8J






FIG. 8K

**FIG. 9A****FIG. 9B**




FIG. 10

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2010/024878

A. CLASSIFICATION OF SUBJECT MATTER

INV. H01L21/335 H01L29/778 H01L29/16
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2005/139838 A1 (MURATA TOMOHIRO [JP] ET AL) 30 June 2005 (2005-06-30) paragraphs [0107] - [0129]; figures 4, 5A-5D	1-30
Y	BAIK E-S ET AL: "Control of diamond micro-tip geometry for field emitter" THIN SOLID FILMS, ELSEVIER-SEQUOIA S.A. LAUSANNE, CH LNKD- DOI:10.1016/S0040-6090(00)01432-2, vol. 377-378, 1 December 2000 (2000-12-01), pages 299-302, XP004226709 ISSN: 0040-6090 page 299 - page 300; figure 1	1-30
Y	EP 2 015 353 A1 (TOSHIBA KK [JP]) 14 January 2009 (2009-01-14) paragraphs [0017] - [0020]; figure 1	13
	----- -/--	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

28 May 2010

Date of mailing of the international search report

07/06/2010

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Franché, Vincent

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2010/024878

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2007/126026 A1 (UENO HIROAKI [JP] ET AL) 7 June 2007 (2007-06-07) paragraphs [0023] - [0025]; figure 1 -----	1-30
A	US 2006/081985 A1 (BEACH ROBERT [US] ET AL) 20 April 2006 (2006-04-20) paragraphs [0025] - [0028]; figure 2C -----	1-30
A	JP 2005 210105 A (MATSUSHITA ELECTRIC IND CO LTD) 4 August 2005 (2005-08-04) paragraphs [0098] - [0104]; figures 4-5 -----	1-30

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2010/024878

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2005139838 A1	30-06-2005	CN 1638149 A US 2009050937 A1 US 2010129992 A1	13-07-2005 26-02-2009 27-05-2010
EP 2015353 A1	14-01-2009	WO 2008069074 A1 KR 20090013191 A US 2009256210 A1	12-06-2008 04-02-2009 15-10-2009
US 2007126026 A1	07-06-2007	JP 2007157829 A	21-06-2007
US 2006081985 A1	20-04-2006	JP 4331713 B2 JP 2006108679 A	16-09-2009 20-04-2006
JP 2005210105 A	04-08-2005	NONE	