



(51) International Patent Classification:
G03F 7/20 (2006.01)

(21) International Application Number:
PCT/US2018/037430

(22) International Filing Date:
14 June 2018 (14.06.2018)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
62/521,782 19 June 2017 (19.06.2017) US
15/995,731 01 June 2018 (01.06.2018) US

(71) Applicant: **KLA-TENCOR CORPORATION** [US/US];
Legal Department, One Technology Drive, Milpitas, California 95035 (US).

(72) Inventor: **GREADY, David**; King Solomon 15/7, 6437715
Tel Aviv (IL).

(74) Agent: **MCANDREWS, Kevin** et al.; KLA-Tencor Corp.,
Legal Department, One Technology Drive, Milpitas, California 95035 (US).

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO,

DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:
— with international search report (Art. 21(3))

(54) Title: HYBRID OVERLAY TARGET DESIGN FOR IMAGING-BASED OVERLAY AND SCATTEROMETRY-BASED OVERLAY




FIG. 8

(57) Abstract: Designs for a hybrid overlay target design that includes a target area with both an imaging-based target and a scatterometry-based target are disclosed. The imaging-based overlay target design can include side-by-side grating structure. A scatterometry-based overlay target design at a different location in the target area can include grating-over-grating structure. A method of measuring the hybrid overlay target design and a system with both an imaging optical system and a scatterometry system for measuring the hybrid overlay target design are also disclosed.



HYBRID OVERLAY TARGET DESIGN FOR IMAGING-BASED OVERLAY AND SCATTEROMETRY-BASED OVERLAY

CROSS-REFERENCE TO RELATED APPLICATIONS

- 5 **[0001]** This application claims priority to the provisional patent application filed June 19, 2017 and assigned U.S. App. No. 62/521,782, the disclosure of which is hereby incorporated by reference.

FIELD OF THE DISCLOSURE

- [0002]** This disclosure relates to overlay metrology.

10 BACKGROUND OF THE DISCLOSURE

- [0003]** In various manufacturing and production environments, there is a need to control alignment between various layers of samples or within particular layers of such samples. For example, in the semiconductor manufacturing industry, electronic devices may be produced by fabricating a series of layers on a substrate. Some or all of the layers can include various structures.
- 15 The relative position of such structures both within particular layers and with respect to structures in other layers affects the performance of completed electronic devices.

- [0004]** The relative position of structures within such a sample can be called overlay. The measurement of overlay error between successive patterned layers on a wafer is an important process control technique in integrated circuit manufacturing. Overlay accuracy generally pertains
- 20 to the determination of how accurately a first patterned layer aligns with respect to a second patterned layer disposed above or below it and to the determination of how accurately a first pattern aligns with respect to a second pattern disposed on the same layer.

[0005] Metrology processes are used at various steps during a semiconductor manufacturing process to monitor and control one or more semiconductor layer processes. Overlay error is one of the characteristics being monitored and controlled. The overlay error is typically determined with an overlay target having structures formed on one or more layers of a work piece (e.g., semiconductor wafer). If the two layers or patterns are properly formed, then the structure on one layer or pattern tends to be aligned relative to the structure on the other layer or pattern. If the two layers or patterns are not properly formed, then the structure on one layer or pattern tends to be offset or misaligned relative to the structure on the other layer or pattern. Overlay error is the misalignment between any of the patterns used at different stages of the semiconductor fabrication processes.

[0006] Overlay metrology targets are printed to measure registration between two or more layers. The structures on the wafer may take the form of gratings, and these gratings may be periodic. If the two layers or patterns are properly formed, then the structure on one layer or pattern may be aligned relative to the structure on the other layer or pattern. Scatterometry overlay measurement and imaging-based overlay measurement use different target designs due to their different measurement methods.

[0007] Various technology and processes for measuring overlay have been developed and employed with varying degrees of success. More recently, various efforts have been focused on utilizing radiation scatterometry as a basis for overlay metrology. Overlay metrology has become a technique that helps enable lithographic patterning. Overlay measurements are done by various algorithms, which extract the overlay term from the target's asymmetry. The overlay metrology target is designed in such a way so the overlay would induce an asymmetry signature in the reflected signal.

[0008] When overlay errors are observed, an overlay measurement may be used to apply corrections and to keep overlay errors within desired limits. For example, overlay measurements may be fed into an analysis routine that calculates scanner corrections, as well as other statistics, which may be used by an operator in order to better align the lithography tool used in the process.

5 In typical fabrication operations, semiconductor manufacturing processes are run in batches called lots. A lot, or a wafer lot, is defined as a quantity of wafers which are processed together as a single group. Conventional overlay monitor and control techniques generally take a single set of scanner corrections and apply the same set for all wafers in the same lot.

[0009] Previous techniques used imaging-based and/or scatterometry-based targets, each one
10 in a different location on the wafer. These were measured separately. Use of two different targets at different locations increases chip area, which increases the cost of metrology and reduces available space on the wafer.

[0010] Furthermore, scatterometry overlay measurement and imaging-based overlay measurement run on different measurement sequences, and only one of the imaging and
15 scatterometry measurement methods is used at a time. When using two different targets, two measurement sequences are needed. This results in longer measurement time due to, for instance, navigation to different locations or wafer alignment (e.g., 0 and 180 degrees).

[0011] Therefore, an improved overlay target, methods of measuring the overlay target, and related measurement systems are needed.

20 BRIEF SUMMARY OF THE DISCLOSURE

[0012] An overlay target is disclosed in a first embodiment. The overlay target includes an imaging-based overlay target design in a cell that includes side-by-side grating structure and a scatterometry-based overlay target design at a different location in the cell that includes grating-

over-grating structure. Gratings in the grating-over-grating structure are shifted with respect to each other. The scatterometry-based overlay target design has a different pitch compared to the imaging-based overlay target design.

[0013] The scatterometry-based overlay target design may have a different critical
5 dimension compared to the imaging-based overlay target design.

[0014] The imaging-based overlay target design and the scatterometry-based overlay target design can each be disposed on two adjacent layers of the overlay target. In an instance, a pattern for the imaging-based overlay target design on one of the two adjacent layers is different from the imaging-based overlay target design on another of the two adjacent layers.

10 **[0015]** The imaging-based overlay target design and the scatterometry-based overlay target design can be in a cell of the overlay target and can be oriented along a common axis of orientation. There may be a plurality of the cells on the overlay target. Two of the cells may have axes of orientation that are perpendicular to each other.

[0016] A method is provided in a second embodiment. The method includes acquiring an
15 overlay target of a wafer on a chuck with an imaging optical system. This forms an acquisition image. The overlay target includes an imaging-based overlay target design and a scatterometry-based overlay target design. The overlay target is measured with the imaging optical system using the acquisition image. The overlay target is measured with the scatterometry system using the acquisition image.

20 **[0017]** Measuring with the scatterometry system may be prior to measuring with the imaging optical system.

[0018] The scatterometry-based overlay target design may have a different critical dimension compared to the imaging-based overlay target design.

[0019] The imaging-based overlay target design and the scatterometry-based overlay target design can each be disposed on two adjacent layers of the overlay target. In an instance, a pattern
5 for the imaging-based overlay target design on one of the two adjacent layers is different from the imaging-based overlay target design on another of the two adjacent layers.

[0020] The imaging-based overlay target design and the scatterometry-based overlay target design can be in a cell of the overlay target and can be oriented along a common axis of orientation. There may be a plurality of the cells on the overlay target. Two of the sections may have axes of
10 orientation that are perpendicular to each other.

[0021] The measuring with the imaging optical system and the measuring with the scatterometry system may occur at least partially simultaneously.

[0022] A system is provided in a third embodiment. The system includes a chuck configured to hold a wafer having an overlay target, an imaging optical system configured to
15 measure the overlay target on the chuck, a scatterometry system configured to measure the overlay target on the chuck, and a processor in electronic communication with the imaging optical system and the scatterometry system. The overlay target includes an imaging-based overlay target design and a scatterometry-based overlay target design. The imaging optical system and the scatterometry system are configured to measure the same overlay target.

[0023] The system can include an imaging optical system acquisition module configured to acquire the overlay target on the chuck with the imaging optical system thereby forming an acquisition image. The imaging optical system and the scatterometry system can use the acquisition image.
20

[0024] The imaging optical system and the scatterometry system can be configured to measure the overlay target at least partially simultaneously.

DESCRIPTION OF THE DRAWINGS

[0025] For a fuller understanding of the nature and objects of the disclosure, reference should be made to the following detailed description taken in conjunction with the accompanying drawings, in which:

FIG. 1 is a block diagram of a first embodiment of an overlay target in accordance with the present disclosure;

FIG. 2 is a block diagram of a first layer of the first embodiment of the overlay target;

FIG. 3 is a block diagram of a second layer of the first embodiment of the overlay target;

FIG. 4 is a block diagram of a second embodiment of an overlay target in accordance with the present disclosure;

FIG. 5 is a block diagram of a third embodiment of an overlay target in accordance with the present disclosure;

FIG. 6 is a block diagram of a fourth embodiment of an overlay target in accordance with the present disclosure;

FIG. 7 is a block diagram of a method in accordance with the present disclosure; and

FIG. 8 is a block diagram of an embodiment of a system in accordance with the present disclosure.

DETAILED DESCRIPTION OF THE DISCLOSURE

[0026] Although claimed subject matter will be described in terms of certain embodiments, other embodiments, including embodiments that do not provide all of the benefits and features set forth herein, are also within the scope of this disclosure. Various structural, logical, process step,

and electronic changes may be made without departing from the scope of the disclosure. Accordingly, the scope of the disclosure is defined only by reference to the appended claims.

[0027] Overlay targets typically occupy an expensive location on an integrated circuit. Semiconductor manufacturers generally seek to decrease measurement time and wafer area of these overlay targets. Space on a wafer can be saved, measurement time can be made faster, and a comparison of results from the two technologies can be performed by combining imaging-based and scatterometry-based targets. Thus, including two targets in an area of an integrated circuit and measuring both overlay targets at the same time would provide benefits to the semiconductor manufacturing process.

[0028] Embodiments of the disclosure include a hybrid overlay metrology target, which can reduce both area on an integrated circuit for the overlay target and measurement time. Scatterometry overlay acquisition for imaging overlay measurement may be used.

[0029] Imaging-based overlay targets and scatterometry-based overlay targets are typically measured on different target designs. Imaging-based overlay target designs can be based on a side-by-side grating. Scatterometry-based overlay target designs can be based on a grating-over-grating structure in which the gratings are shifted in respect to one another. The imaging-based overlay target design and scatterometry-based overlay target design may not have the same pitch. Embodiments disclosed herein include a hybrid overlay target design that includes a target area with both an imaging-based overlay target and a scatterometry-based overlay target. This design can reduce measurement time by enabling imaging-based overlay measurement on an acquisition image of a scatterometry-based measurement.

[0030] Imaging-based overlay targets and scatterometry-based overlay targets can be printed independently. The imaging-based overlay targets and scatterometry-based overlay targets can be printed at different locations and are measured with two different measurement sequences. Printing

a hybrid target design, where each target still can have its own pitch and critical dimension characteristics, can reduce area of the target, reduce measurement time, and enable a hybrid optical imaging and scatterometry tool. Measurement time can be reduced by navigating only once to the hybrid target and using the acquisition image, which is normally taken for scatterometry measurement, for the imaging-based measurement. This way imaging-based overlay target measurement is done practically at the same time as the scatterometry-based overlay target measurement.

[0031] FIG. 1 is a block diagram of a first embodiment of an overlay target 100. The overlay target 100 includes multiple cells 101 (outlined in dotted line). Four cells 101 are illustrated, but different numbers of cells are possible. Four cells 101 can be used for two-layer overlay measurements, including two for each orientation (X or Y). More cells may be included if three layers are being measured. For example, if three layers are used, the imaging-based target may have three sets of gratings instead of two, but may still be in four cells. In another example, if three layers are measured then there may be eight cells, four for each orientation. The three layer example may be used for scatterometry.

[0032] Each cell 101 of the overlay target 100 includes a scatterometry-based overlay target design 102 (outlined in dotted line) and an imaging-based overlay target design 103 (outlined in dotted line). The scatterometry-based overlay target design 102 and an imaging-based overlay target design 103 are at different locations in the cell 101 of the overlay target area 104.

[0033] The scatterometry-based overlay target design 102 includes a grating-over-grating structure. The gratings 105 in the grating-over-grating structure are shifted with respect to each other. The period of the gratings 105 (pitch) is the same for all layers of the scatterometry-based overlay target design 102 for a given orientation and is determined based on the structure and material composition of the measured wafer, as well as the measurement tool illumination

configuration. For scatterometry-based overlay target design 102, the pitch value may be of the order of the illumination source wavelength, which can be approximately hundreds of nanometers. The lower limit of the grating pitch may be governed by the physical diffraction limit, while the upper limit may be determined by the illumination condition, wavelength, or angle of incidence.

5 **[0034]** The imaging-based overlay target design 103 includes side-by-side grating structure 106. The gratings in the side-by-side grating structure 106 do not necessarily have the same period (pitch). Each grating period can be determined according to the wafer structure and material composite and measurement tool configuration and performance. A typical value of a grating pitch for an imaging-based overlay target design 103 can be hundreds of nanometers up to a few
10 micrometers. The lower limit for target pitch may be governed by the physical diffraction limit and the upper may be bound by the information content, as larger pitch values imply less bars for a given target size and lithography process.

[0035] The scatterometry-based overlay target design 102 can have a different pitch compared to the imaging-based overlay target design 103. The target pitch for a scatterometry-
15 based overlay target design 102 may be approximately of the order of the wavelength, but may not be too far from it. For an imaging-based overlay target design 103, the pitch can be much longer than the wavelength, but not shorter than the wavelength.

[0036] The scatterometry-based overlay target design 102 can have a different critical dimension compared to the imaging-based overlay target design 103. For each orientation, each
20 target is comprised of two cells. Each cell has two grating for each target, scatterometry and imaging. The corresponding gratings can have the same critical dimensions, but the critical dimensions within the cell can differ between the two. A scatterometry-based overlay target design 102 and an imaging-based overlay target design 103 can have different critical dimensions.

[0037] The imaging-based overlay target design 103 and the scatterometry-based overlay target design 102 are in a cell 101 of the overlay target 100 and can be oriented along a common axis of orientation or can be oriented along different axes of orientation. For example, the imaging-based overlay target design 103 and the scatterometry-based overlay target design 102 in the cell 101 (with the dotted line around it) are oriented along the X-axis. Neighboring zones 101 may include imaging-based overlay target designs 103 and the scatterometry-based overlay target designs 102 oriented along different axes. The orientation may be defined as the direction perpendicular to the bars.

[0038] Two of the cells 101 can have axes of orientation that are perpendicular to each other.

[0039] Imaging-based overlay target designs 103 and the scatterometry-based overlay target designs 102 can share the same orientation or not share the same orientation. Designs can be such that a single orientation is measured using scatterometry (imaging) based and the other orientation is measured using imaging (scatterometry). This scenario can happen when both orientations measure different layer couples.

[0040] The imaging-based overlay target design 103 and the scatterometry-based overlay target design 102 can each be disposed on two adjacent layers of the overlay target. FIG. 2 is a block diagram of a first (e.g., bottom) layer of the first embodiment of the overlay target 100 and FIG. 3 is a block diagram of a second (e.g., top) layer of the first embodiment of the overlay target 100. The first and second layers of the overlay target 100 can be formed separately. The particular positioning of the first and second layers can vary from that described in this example. Thus, the first layer can be a top layer and the second layer can be a bottom layer.

[0041] As seen in FIGs. 2 and 3, a pattern for the imaging-based overlay target design 103 on one of the two adjacent layers is different from the imaging-based overlay target design 103 on another of the two adjacent layers. Thus, the imaging-based overlay target design 103 is different

on the first and second layers. While two layers are disclosed in FIGs. 2 and 3, use of three or more layers in the overlay target is possible.

[0042] The scatterometry-based overlay target design 102 may be the same on both the first and second layers or may be different on the first and second layers if the designs share the same pitch.

5 **[0043]** Use of two or more layers can be applicable to other overlay target designs besides the overlay target 100.

[0044] FIG. 4 is a block diagram of a second embodiment of an overlay target 200. The overlay target 200 is similar to the overlay target 100, but the imaging-based overlay target design 103 includes a side-by-side grating structure 201 that is oriented along a perpendicular axis
10 compared to the orientation of the gratings 105 in the grating-over-grating of the scatterometry-based overlay target design 102 in the same cell 101. The orientation may be defined as the direction perpendicular to the bars. The scatterometry-based overlay target design 102 is illustrated as having a single layer, while the imaging-based overlay target design 103 includes a double layer. The scatterometry-based overlay target design 102 may be a double or triple layer. Additional
15 layers for either the scatterometry-based overlay target design 102 or the imaging-based overlay target design 103 are possible.

[0045] FIG. 5 is a block diagram of a third embodiment of an overlay target 202. The overlay target 202 is similar to the overlay target 100, but the imaging-based overlay target design 103 includes a side-by-side grating structure 203 that is oriented along a perpendicular axis
20 compared to the orientation of the gratings 105 in the grating-over-grating of the scatterometry-based overlay target design 102 in the same cell 101. The orientation may be defined as the direction perpendicular to the bars. The scatterometry-based overlay target design 102 is illustrated as having a single layer, while the imaging-based overlay target design 103 includes a triple layer. The scatterometry-based overlay target design 102 may be a double or triple layer. Additional

layers for either the scatterometry-based overlay target design 102 or the imaging-based overlay target design 103 are possible.

[0046] FIG. 6 is a block diagram of a fourth embodiment of an overlay target 204. The overlay target 204 is similar to the overlay target 100, but the imaging-based overlay target design 103 and scatterometry-based overlay target design 102 are not in the same orientation side by side. The imaging-based overlay target design 103 and scatterometry-based overlay target design 102 also can be measuring only one orientation, meaning that a target can be scatterometry for Y direction and imaging for X direction or vice versa.

[0047] Embodiments of the overlay targets disclosed herein, including those of FIGs. 1, 4, 5, or 6 provide multiple advantages. Less area on a chip is used for the scatterometry-based overlay target design and the imaging-based overlay target design. These designs can provide shorter measurement time in hybrid tools that provide both imaging and scatterometry functions.

[0048] Other designs besides those of FIG. 1, FIG. 4, FIG. 5, or FIG. 6 may provide the same benefits. FIG. 1, FIG. 4, FIG. 5, and FIG. 6 are merely examples.

[0049] Furthermore, a position of the imaging-based overlay target design 103 and a position of the scatterometry-based overlay target design 102 in the same cell 101 may be reversed. Thus, the positions of these overlay target designs may be reversed from that illustrated in FIG. 1 or one of FIGs. 4-6.

[0050] FIG. 7 is a block diagram of a method 300. A semiconductor manufacturer can combine the imaging-based overlay target design and scatterometry-based overlay target design into a hybrid form. In the embodiments disclosed herein, the system moves to the target and acquires the target using the imaging-based overlay physics. Using this image, the system performs imaging

measurement and then does the scatterometry measurement. The disclosed sequence saves time navigating to two different locations and uses an acquisition step to gain an additional information.

[0051] Imaging-based overlay and scatterometry-based overlay measurements are not done together because the target design and the location of targets are different. To measure the disclosed target, the measurement sequence includes both scatterometry and imaging. The acquisition of the scatterometry target can be done using the physics of the imaging-based target. Then the acquired image is used to measure the imaging-based overlay. Then a scatterometry-based measurement is performed on the scatterometry-based target.

[0052] At 301, an overlay target of a wafer on a chuck is acquired with an imaging optical system. This forms an acquisition image. The overlay target is measured with the imaging optical system at 302 using the acquisition image. At 303, the overlay target is measured with the scatterometry system using the acquisition image. The wafer remains on the chuck between steps 301 and 303.

[0053] An acquisition sequence can be included. During the acquisition sequence, an image of a field of view that is larger than the target is acquired. If the acquisition is done using the imaging measurement setup (e.g., recipe physics), it can be used to do the imaging measurement regardless of the scatterometry sequence. This way instead of running two measurement sequences, a single measurement sequence is running, but two measurements can be performed sequentially, at least partially simultaneously, or at the same time.

[0054] While disclosed in a particular sequence, measuring with the scatterometry system at 303 may occur prior to the measuring with the imaging optical system at 302. Embodiments disclosed herein use a single sequence in order to measure both imaging and scatterometry targets. In the disclosed sequence, the imaging based target can be measured first because the acquisition is performed before the scatterometry-based measurement.

[0055] Measuring with the scatterometry system at 303 also may occur at least partially simultaneously with the measuring with the imaging optical system at 302.

[0056] The method 300 may use the overlay target 100 of FIG. 1, the overlay target 200 of FIG. 4, the overlay target 202 of FIG. 5, the overlay target 204 of FIG. 6, or other overlay targets.

5 Both the scatterometry-based overlay target design and the imaging-based overlay target design may be in the same field of view during the measurements. The disclosed target and measurement sequence can enable measurement of imaging-based overlay and scatterometry-based overlay together or separately.

[0057] This method 300 avoids measuring two different targets for imaging and
10 scatterometry at different locations with two different measurement sequences. These measurements previously could not be compared due to different target locations, measurement technologies, or measurement sequences. Imaging-based and scatterometry-based targets were previously printed at different locations. Different locations tend to yield different overlay values. Thus, comparison between measurements can be compromised due to real overlay values.

15 [0058] Each measurement sequence may need a specific sampling plan defined by an operator, which can be dependent on the specific target location. Thus, this method 300 also avoids defining two sampling plans.

[0059] FIG. 8 is a block diagram of an embodiment of a system 400. The system includes a chuck 402 configured to hold a wafer 401. The wafer 401 includes one or more overlay targets.
20 The overlay target includes an imaging-based overlay target design and a scatterometry-based overlay target design, such as the overlay target 100 of FIG. 1, the overlay target 200 of FIG. 4, the overlay target 202 of FIG. 5, the overlay target 204 of FIG. 6, or other overlay targets.

[0060] The system 400 includes an imaging optical system 403 configured to measure the overlay target on the chuck 402. The imaging optical system 403 can include an illumination source oriented to direct radiation onto a specific location of the wafer 401 and one or more detectors oriented to detect an optical signal which from the wafer 401. The illumination source in the optical system 403 can generate an illumination beam directed at the wafer 401. The imaging optical system 403 also can include various lenses or optical components.

[0061] The imaging optical system 403 can be used for acquisition such that the imaging optical system 403 is part of the acquisition sequence of the scatterometry measurement.

[0062] The system 400 includes a scatterometry system 404 configured to measure the overlay target on the chuck 402. The scatterometry system 404 can be configured to measure the same overlay target as the imaging optical system 403.

[0063] The scatterometry system 404 can include an illumination source oriented to direct radiation onto a specified location of the wafer 401 and one or more detectors oriented to detect a scatterometry signal which has been scattered by the wafer 401. The illumination source in the scatterometry system 404 can generate an illumination beam directed at the wafer 401. The scatterometry system 404 also can include various lenses or optical components. The scatterometry system 404 can use the imaging optical system 403 or information from the imaging optical system 403 during the scatterometry sequence.

[0064] Measurements of the wafer 401 by the imaging optical system 403 and the scatterometry system 404 can be performed while the wafer 401 remains on the chuck 402. Thus, the wafer 401 may not move between measurement by the imaging optical system 403 and the scatterometry system 404. In an instance, a vacuum around the wafer 401 is not broken between measurements by the imaging optical system 403 and the scatterometry system 404. In an instance, one of the measurements by the imaging optical system 403 and the scatterometry system 404

occurs after the other. In another instance, the measurements by the imaging optical system 403 and the scatterometry system 404 occur at least partially simultaneously or at the same time.

[0065] A processor 405 is in electronic communication with an electronic data storage unit 406, the imaging optical system 403, and the scatterometry system 404. The processor 405 may include a microprocessor, a microcontroller, or other devices. The processor 405 can receive output from the imaging optical system 403 and the scatterometry system 404.

[0066] The system 400 can include an imaging optical system acquisition module 407 configured to acquire the overlay target on the chuck 402 with the imaging optical system 403. The optical system acquisition module 407 forms an acquisition image that can be used by the imaging optical system 403 or the scatterometry system 404. While illustrated as separate units, the imaging optical system acquisition module 407 may be part of the imaging optical system 403. The imaging optical system acquisition module 407 also may be part of the processor 405.

[0067] The processor 405 and electronic data storage unit 406 may be part of the system 400 or another device. In an example, the processor 405 and electronic data storage unit 406 may be part of a standalone control unit or in a centralized quality control unit. Multiple processors 203 or electronic data storage unit 406 may be used. In an embodiment, the processor 405 may be disposed in the system 400.

[0068] The processor 405 may be implemented in practice by any combination of hardware, software, and firmware. Also, its functions as described herein may be performed by one unit, or divided up among different components, each of which may be implemented in turn by any combination of hardware, software and firmware. Program code or instructions for the processor 405 to implement various methods and functions may be stored in readable storage media, such as a memory in the electronic data storage unit 406 or other memory.

[0069] The processor 405 may be coupled to the components of the system 400 in any suitable manner (e.g., via one or more transmission media, which may include wired and/or wireless transmission media) such that the processor 405 can receive output. The processor 405 may be configured to perform a number of functions using the output.

5 [0070] The processor 405, other system(s), or other subsystem(s) described herein may be part of various systems, including a personal computer system, image computer, mainframe computer system, workstation, network appliance, internet appliance, or other device. The subsystem(s) or system(s) may also include any suitable processor known in the art, such as a parallel processor. In addition, the subsystem(s) or system(s) may include a platform with high
10 speed processing and software, either as a standalone or a networked tool.

[0071] If the system includes more than one subsystem, then the different subsystems may be coupled to each other such that images, data, information, instructions, etc. can be sent between the subsystems. For example, one subsystem may be coupled to additional subsystem(s) by any suitable transmission media, which may include any suitable wired and/or wireless transmission
15 media known in the art. Two or more of such subsystems may also be effectively coupled by a shared computer-readable storage medium (not shown).

[0072] The processor 405 may be configured to perform a number of functions using the output of the imaging optical system 403, and the scatterometry system 404, or other output. For instance, the processor 405 may be configured to send measurement results of the wafer 401. In
20 another example, the processor 405 can determine an overlay error within the target. In another example, the processor 405 may be configured to send the output to an electronic data storage unit 406 or another storage medium. The processor 405 may be further configured as described herein.

[0073] The processor 405 may be configured according to any of the embodiments described herein. The processor 405 also may be configured to perform other functions or additional steps using the output of the system 400 or using images or data from other sources.

[0074] In another embodiment, the processor 405 may be communicatively coupled to any
5 of the various components or sub-systems of system 400 in any manner known in the art. Moreover, the processor 405 may be configured to receive and/or acquire data or information from other systems (e.g., inspection results from an inspection system such as a review tool, a remote database including design data and the like) by a transmission medium that may include wired and/or wireless portions. In this manner, the transmission medium may serve as a data link between the processor
10 405 and other subsystems of the system 400 or systems external to system 400.

[0075] In some embodiments, various steps, functions, and/or operations of system 400 and the methods disclosed herein are carried out by one or more of the following: electronic circuits, logic gates, multiplexers, programmable logic devices, ASICs, analog or digital controls/switches, microcontrollers, or computing systems. Program instructions implementing methods such as those
15 described herein may be transmitted over or stored on carrier medium. The carrier medium may include a storage medium such as a read-only memory, a random access memory, a magnetic or optical disk, a non-volatile memory, a solid state memory, a magnetic tape, and the like. A carrier medium may include a transmission medium such as a wire, cable, or wireless transmission link. For instance, the various steps described throughout the present disclosure may be carried out by a
20 single processor 405 (or computer system) or, alternatively, multiple processors 405 (or multiple computer systems). Moreover, different sub-systems of the system 400 may include one or more computing or logic systems. Therefore, the above description should not be interpreted as a limitation on the present disclosure but merely an illustration.

[0076] An additional embodiment relates to a non-transitory computer-readable medium storing program instructions executable on a processor for inspecting a wafer, as disclosed herein. In particular, a processor, such as the processor 405, can be coupled to a memory in an electronic data storage medium, such as the electronic data storage unit 406, with non-transitory computer-readable medium that includes executable program instructions. The computer-implemented method may include any step(s) of any method(s) described herein. For example, processor 405 may be programmed to perform some or all of the steps of FIG. 7. The memory in the electronic data storage unit 406 may be a storage medium such as a magnetic or optical disk, a magnetic tape, or any other suitable non-transitory computer-readable medium known in the art.

[0077] The program instructions may be implemented in any of various ways, including procedure-based techniques, component-based techniques, and/or object-oriented techniques, among others. For example, the program instructions may be implemented using ActiveX controls, C++ objects, JavaBeans, Microsoft Foundation Classes (MFC), Streaming SIMD Extension (SSE), or other technologies or methodologies, as desired.

[0078] Each of the steps of the method may be performed as described herein. The methods also may include any other step(s) that can be performed by the processor and/or computer subsystem(s) or system(s) described herein. The steps can be performed by one or more computer systems, which may be configured according to any of the embodiments described herein. In addition, the methods described above may be performed by any of the system embodiments described herein.

[0079] Although the present disclosure has been described with respect to one or more particular embodiments, it will be understood that other embodiments of the present disclosure may be made without departing from the scope of the present disclosure. Hence, the present disclosure is deemed limited only by the appended claims and the reasonable interpretation thereof.

What is claimed is:

1. An overlay target comprising:

an imaging-based overlay target design in a cell that includes side-by-side grating structure; and
a scatterometry-based overlay target design at a different location in the cell that includes

grating-over-grating structure, wherein gratings in the grating-over-grating structure are
shifted with respect to each other, and wherein the scatterometry-based overlay target design
has a different pitch compared to the imaging-based overlay target design.

2. The overlay target of claim 1, wherein the scatterometry-based overlay target design has a
different critical dimension compared to the imaging-based overlay target design.

3. The overlay target of claim 1, wherein the imaging-based overlay target design and the
scatterometry-based overlay target design are each disposed on two adjacent layers of the
overlay target.

4. The overlay target of claim 3, wherein a pattern for the imaging-based overlay target design on
one of the two adjacent layers is different from the imaging-based overlay target design on
another of the two adjacent layers.

5. The overlay target of claim 1, wherein the imaging-based overlay target design and the
scatterometry-based overlay target design are in a cell of the overlay target and are oriented
along a common axis of orientation, wherein there are a plurality of the cells on the overlay
target, and wherein at two of the cells have axes of orientation that are perpendicular to each
other.

6. A method comprising:

acquiring an overlay target of a wafer on a chuck with an imaging optical system thereby forming an acquisition image, wherein the overlay target includes an imaging-based overlay target design and a scatterometry-based overlay target design; measuring the overlay target with the imaging optical system using the acquisition image; and measuring the overlay target with the scatterometry system using the acquisition image.

7. The method of claim 6, wherein the measuring with the scatterometry system is prior to the measuring with the imaging optical system.

8. The method of claim 6, wherein the scatterometry-based overlay target design has a different critical dimension compared to the imaging-based overlay target design.

9. The method of claim 6, wherein the imaging-based overlay target design and the scatterometry-based overlay target design are each disposed on two adjacent layers of the overlay target.

10. The method of claim 9, wherein a pattern for the imaging-based overlay target design on one of the two adjacent layers is different from the imaging-based overlay target design on another of the two adjacent layers.

11. The method of claim 6, wherein the imaging-based overlay target design and the scatterometry-based overlay target design are in a cell of the overlay target and are oriented along a common axis of orientation, wherein there are a plurality of the cells on the overlay target, and wherein at two of the sections have axes of orientation that are perpendicular to each other.

12. The method of claim 6, wherein the measuring with the imaging optical system and the measuring with the scatterometry system occur at least partially simultaneously.

13. A system comprising:

a chuck configured to hold a wafer having an overlay target, wherein the overlay target includes
an imaging-based overlay target design and a scatterometry-based overlay target design;
an imaging optical system configured to measure the overlay target on the chuck;
a scatterometry system configured to measure the overlay target on the chuck; and
5 a processor in electronic communication with the imaging optical system and the scatterometry
system, wherein the imaging optical system and the scatterometry system are configured to
measure the same overlay target.

14. The system of claim 13, further comprising an imaging optical system acquisition module
configured to acquire the overlay target on the chuck with the imaging optical system thereby
10 forming an acquisition image, and wherein the imaging optical system and the scatterometry
system use the acquisition image.

15. The system of claim 13, wherein the imaging optical system and the scatterometry system are
configured to measure the overlay target at least partially simultaneously.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2018/037430**A. CLASSIFICATION OF SUBJECT MATTER****G03F 7/20(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHEDMinimum documentation searched (classification system followed by classification symbols)
G03F 7/20; G01B ; G01B 11/27; G01R 31/26; G03F 9/00; G06F 17/50; H01L 21/66Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Korean utility models and applications for utility models
Japanese utility models and applications for utility modelsElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)
eKOMPASS(KIPO internal) & Keywords: scatterometry, overlay, target, optical, image**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2004-0137651 A1 (SMEDT et al.) 15 July 2004	6,7,12-15
Y	See claims 7-22.	1-5,8-11
Y	US 2016-0313658 A1 (KLA-TENCOR CORPORATION) 27 October 2016 See paragraphs [0026],[0052]; and claim 6.	1-5,8,11
Y	WO 2004-076963 A2 (KLA-TENCOR TECHNOLOGIES CORPORATION) 10 September 2004 See claim 49.	3,4,9,10
A	US 2015-0204664 A1 (KLA-TENCOR CORPORATION) 23 July 2015 See the whole document.	1-15
A	US 2005-0193362 A1 (PHAN et al.) 01 September 2005 See the whole document.	1-15



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

04 October 2018 (04.10.2018)

Date of mailing of the international search report

04 October 2018 (04.10.2018)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea



Facsimile No. +82-42-481-8578

Authorized officer

LEE, Ki Cheul

Telephone No. +82-42-481-3353



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2018/037430

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2004-0137651 A1	15/07/2004	US 7193715 B2	20/03/2007
US 2016-0313658 A1	27/10/2016	CN 107078074 A	18/08/2017
		IL 251972 A	29/06/2017
		JP 2017-537317 A	14/12/2017
		KR 10-2017-0088403 A	01/08/2017
		SG 11201703585 A	29/06/2017
		TW 201633419 A	16/09/2016
		WO 2016-086056 A1	02/06/2016
WO 2004-076963 A2	10/09/2004	AT 504862 T	15/04/2011
		AU 2003-298003 A1	30/06/2004
		EP 1314198 A1	28/05/2003
		EP 1314198 B1	08/03/2017
		EP 1570232 A1	07/09/2005
		EP 1570232 B1	02/11/2016
		EP 1601931 A2	07/12/2005
		EP 1601931 B1	06/04/2011
		EP 1716389 A2	02/11/2006
		JP 2004-508711 A	18/03/2004
		JP 2006-509219 A	16/03/2006
		JP 2006-518942 A	17/08/2006
		JP 2007-527531 A	27/09/2007
		JP 2009-500863 A	08/01/2009
		JP 2011-155302 A	11/08/2011
		JP 2012-032408 A	16/02/2012
		JP 2012-080131 A	19/04/2012
		JP 2012-089896 A	10/05/2012
		JP 2014-042069 A	06/03/2014
		JP 2014-160868 A	04/09/2014
		JP 2015-052602 A	19/03/2015
		JP 2016-026331 A	12/02/2016
		JP 2016-026332 A	12/02/2016
		JP 2016-106269 A	16/06/2016
		JP 2017-040941 A	23/02/2017
		JP 2017-062492 A	30/03/2017
		JP 2017-227934 A	28/12/2017
		JP 4734261 B2	27/07/2011
		JP 4746987 B2	10/08/2011
		JP 4789798 B2	12/10/2011
		JP 4926171 B2	09/05/2012
		JP 4932949 B2	16/05/2012
		JP 5180419 B2	10/04/2013
		JP 5280507 B2	04/09/2013
		JP 5469688 B2	16/04/2014
		JP 5663504 B2	04/02/2015
		JP 5675936 B2	25/02/2015
		JP 5945294 B2	05/07/2016
		JP 6313272 B2	18/04/2018

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2018/037430

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		KR 10-1188532 B1	05/10/2012
		KR 10-2007-0058374 A	08/06/2007
		US 2003-0021465 A1	30/01/2003
		US 2003-0021466 A1	30/01/2003
		US 2003-0021467 A1	30/01/2003
		US 2003-0026471 A1	06/02/2003
		US 2004-0169861 A1	02/09/2004
		US 2004-0233439 A1	25/11/2004
		US 2004-0233440 A1	25/11/2004
		US 2004-0233441 A1	25/11/2004
		US 2004-0233442 A1	25/11/2004
		US 2004-0233443 A1	25/11/2004
		US 2004-0233444 A1	25/11/2004
		US 2004-0257571 A1	23/12/2004
		US 2005-0195398 A1	08/09/2005
		US 2006-0039595 A1	23/02/2006
		US 2006-0177120 A1	10/08/2006
		US 2006-0204073 A1	14/09/2006
		US 2007-0008533 A1	11/01/2007
		US 2008-0023855 A1	31/01/2008
		US 2008-0024766 A1	31/01/2008
		US 2008-0049226 A1	28/02/2008
		US 2008-0094630 A1	24/04/2008
		US 2009-0051917 A9	26/02/2009
		US 2009-0224413 A1	10/09/2009
		US 2009-0284744 A1	19/11/2009
		US 2009-0291513 A1	26/11/2009
		US 2010-0091284 A1	15/04/2010
		US 2012-0153281 A1	21/06/2012
		US 2016-0047744 A1	18/02/2016
		US 2016-0313116 A1	27/10/2016
		US 6921916 B2	26/07/2005
		US 6985618 B2	10/01/2006
		US 7068833 B1	27/06/2006
		US 7177457 B2	13/02/2007
		US 7181057 B2	20/02/2007
		US 7242477 B2	10/07/2007
		US 7274814 B2	25/09/2007
		US 7280212 B2	09/10/2007
		US 7289213 B2	30/10/2007
		US 7298481 B2	20/11/2007
		US 7301634 B2	27/11/2007
		US 7317531 B2	08/01/2008
		US 7317824 B2	08/01/2008
		US 7355291 B2	08/04/2008
		US 7379183 B2	27/05/2008
		US 7385699 B2	10/06/2008
		US 7433040 B2	07/10/2008
		US 7440105 B2	21/10/2008
		US 7541201 B2	02/06/2009

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2018/037430

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 7564557 B2	21/07/2009
		US 7663753 B2	16/02/2010
		US 7876440 B2	25/01/2011
		US 7879627 B2	01/02/2011
		US 7933016 B2	26/04/2011
		US 8138498 B2	20/03/2012
		US 8330281 B2	11/12/2012
		US 9182680 B2	10/11/2015
		US 9347879 B2	24/05/2016
		US 9702693 B2	11/07/2017
		US E045245 E1	18/11/2014
		WO 02-19415 A1	07/03/2002
		WO 2004-053426 A1	24/06/2004
		WO 2004-076963 A3	18/11/2004
		WO 2005-079498 A2	01/09/2005
		WO 2005-079498 A3	03/08/2006
		WO 2007-008473 A2	18/01/2007
		WO 2007-008473 A3	01/03/2007
US 2015-0204664 A1	23/07/2015	US 2014-0111791 A1	24/04/2014
		US 2016-0216197 A1	28/07/2016
		US 9581430 B2	28/02/2017
		US 9739702 B2	22/08/2017
		WO 2014-062972 A1	24/04/2014
US 2005-0193362 A1	01/09/2005	CN 1926677 A	07/03/2007
		DE 112005000504 B4	16/02/2012
		DE 112005000504 T5	11/01/2007
		GB 2427268 A	20/12/2006
		GB 2427268 B	02/01/2008
		JP 2007-528126 A	04/10/2007
		KR 10-1187061 B1	28/09/2012
		KR 10-2006-0129421 A	15/12/2006
		TW 200534362 A	16/10/2005
		TW I375251 B	21/10/2012
		US 7065737 B2	20/06/2006
		WO 2005-086223 A2	15/09/2005
		WO 2005-086223 A3	08/09/2006