SYSTEM AND METHOD FOR REDUCING NOISE IN A RECORDING RECEIVER

Inventor: Lawrence J. Karr, Santa Monica, CA (US)

Correspondence Address:
MERCHAND & GOULD
P.O. BOX 2903
MINNEAPOLIS, MN 55402-0903 (US)

Appl. No.: 10/044,301
Filed: Oct. 26, 2001

Related U.S. Application Data
Provisional application No. 60/302,810, filed on Jul. 3, 2001.

Publication Classification
Int. Cl. ........................ H04H 1/00; H04H 7/00; H04N 7/173; H04N 7/16

U.S. Cl. ........................ 725/142; 725/134; 455/3.06; 455/3.01

ABSTRACT
An apparatus and method is related to wireless communication devices with a reduced-noise recording receiver. The recording receiver receives a transmitted signal, converts the received signal to a digital base-band signal and stores the digitized base-band signal in a buffer for subsequent processing. The stored digital signals are subsequently processed to recover the transmitted data signal. The overall signal integrity in the receiver is improved by performing signal processing after reception is complete. The IF processing section of the receiver includes a frequency band translation section. The frequency band translation section translates the frequency band of the IF signal into a non-harmonically related frequency band. Since the IF signal is in an unrelated frequency band, data can be recovered from the transmission signal with improved signal-to-noise characteristics. At least a portion of the non-essential electronics are disabled during reception to avoid additional interference and sources of noise.
Figure 3 shows a block diagram with the following components:

1. **Antenna (ANT)** connected to the input of the **Recevier**.
2. **Recevier** sends data to the **Analog to Digital Converter**.
3. **Analog to Digital Converter** outputs to the **Buffer**.
4. **Buffer** sends data to the **Digital Processor**.

The flow of data is from the antenna, through the receiver, to the analog to digital converter, then to the buffer, and finally to the digital processor.
Figure 9

- Issue Shut-Down Alert
- Disable Non-Essential Electronics
- Enable Non-Essential Electronics
- Issue Processing Alert
- Go To Sleep (Receiver)
- Save Data
- New Schedule Request
- Schedule New Event
- Settle
- Until Done
- Capture and Record Transmission
- Tune Radio
- Wake Up (Receiver)
- Activate Scheduled Event
SYSTEM AND METHOD FOR REDUCING NOISE IN A RECORDING RECEIVER

CROSS-REFERENCE TO RELATED APPLICATIONS


FIELD OF THE INVENTION

[0002] The present invention relates generally to receiver systems. More particularly, the present invention relates to a reduced noise receiver system that is arranged to record the received information.

BACKGROUND

[0003] Analog or digital information may be communicated to a remote receiver using a variety of communication theory techniques. A typical transmission system includes a transmitter, a communication channel, and a receiver. The transmitter converts the analog or digital information into a form that is suitable for transmission over the communication channel. The receiver recreates the original information from the transmitted signal. The communication channel may be any transmission medium such as wire, optical fiber, or merely free space in which the signals are transmitted as an electromagnetic wave (e.g., radio and television signals).

[0004] In a typical wireless communication system, a data signal that includes the information is modulated with a carrier signal and transmitted into free space with an antenna. The receiving system has an antenna and receiver that are tuned to the carrier frequency. The receiving system demodulates the received signal and extracts the data signal.

[0005] As the transmission signal propagates through the communication channel, noise and other non-ideal effects such as signal interference may degrade the transmission signal. The transmitter and receiver are carefully designed such that the data signal can be extracted from the transmission signal despite the introduction of noise and other non-ideal effects.

SUMMARY

[0006] This summary of the invention section is intended to introduce the reader to aspects of the invention and is not a complete description of the invention. Particular aspects of the invention are pointed out in other sections herein below and the invention is set forth in the appended claims, which alone demarcate its scope.

[0007] The present invention is directed at providing a system and method for reducing noise in a receiver system.

[0008] Described below are exemplary system and methods that are directed to a receiver system that includes an intermediary frequency (IF) processing section, and a frequency band translation section. The IF processing section translates the received transmission signal to an IF band signal that is subsequently coupled to the frequency band translation section. The frequency band translation section is arranged to translate the frequency band of the IF signal into a non-harmonically related frequency band. By translating the frequency band of the IF signal to an unrelated frequency band, data can be recovered from the transmission signal with improved signal-to-noise characteristics.

[0009] Also described below is an exemplary system and method directed to a receiver system that includes a receiver, an analog-to-digital converter, and a memory store. A transmission signal is received by the receiver and translated down to a base-band frequency. The base-band signal is converted from an analog signal to a digital signal by the analog-to-digital converter. The digital signal is stored in the memory store. The stored digital signal may then be subsequently processed to recover the transmitted data signal. The overall signal integrity in the receiver is improved by recording the digital signal and subsequently recovering the information from the recorded digital signal.

[0010] An illustrative method that is directed to a receiver system with improved reception by reducing the non-ideal effects on reception due to digital electronics is also described. The receiver system includes a frequency synthesizer that is utilized to tune the operating frequencies in the receiver section. At least a portion of the non-essential parts of the frequency synthesizer is disabled such that the overall system noise levels are reduced.

[0011] An apparatus and method for a wireless communication device that receives a transmitted signal, and converts the received signal to a digital base-band signal that is stored in a buffer for subsequent processing is also described below. The stored digital signals are subsequently processed to recover the transmitted data signal. The overall signal integrity in the receiver is improved by performing signal processing after reception is complete. The IF processing section of the receiver includes a frequency band translation section. The frequency band translation section translates the frequency band of the IF signal into a non-harmonically related frequency band. Since the IF signal is in an unrelated frequency band, data can be recovered from the transmission signal with improved signal-to-noise characteristics. At least a portion of the non-essential electronics are disabled during reception to avoid additional interference and sources of noise.

[0012] In an embodiment described below a wireless apparatus includes an antenna that produces an RF signal in response to an FM signal that is in a particular frequency band. The RF amplifier is coupled to the antenna and produces an amplified RF signal in response to the RF signal. An IF signal processor is coupled to the RF amplifier and produces an IF signal in response to the amplified RF signal. A base-band signal processor is coupled to the IF signal processor and produces a base-band signal in response to the IF signal. A post detector processor is connected to the base-band signal processor and produces two digital signals in response to the base-band signal, the two digital signals corresponding to a digitized I and Q base-band signal. A buffer is coupled to the post detector processor and stores the digitized I and Q base-band signals when active, wherein the digitized I and Q base-band signals are stored in the buffer for post processing such that signal processing may be performed on the stored digitized I and Q base-band signals at a subsequent time after an entire transmission has been received.

[0013] In another embodiment described below the apparatus for wireless communication is a watch having a watchband. The apparatus includes an antenna that produces
an RF signal in response to a FM signal that is in a particular frequency band, wherein the antenna is formed in the watchband. An RF amplifier is coupled to the antenna and produces an amplified RF signal in response to the RF signal. An IF signal processor is coupled to the RF amplifier and produces an IF signal in response to the amplified RF signal. A base-band signal processor is coupled to the IF signal processor and produces a base-band signal in response to the IF signal. A post detector processor is coupled to the base-band signal processor and produces two digital signals in response to the base-band signal, the two digital signals corresponding to a digitized I and Q base-band signal. A buffer is coupled to the post detector processor and stores the digitized I and Q base-band signals when active, wherein the digitized I and Q base-band signals are stored in the buffer for post processing such that signal processing may be performed on the stored digitized I and Q base-band signals at a subsequent time after an entire transmission has been received.

[0014] A method directed to recording data from a wireless communication transmission is also described. That method may include: issuing a shut-down alert, tuning the receiver to a desired frequency, disabling non-essential electronics after the shut-down alert and the receiver tuning has settled, starting a capture sequence for the receiver, receiving the wireless communication transmission with the receiver and producing a base-band signal, digitizing the base-band signal from a captured transmission, storing the digitized base-band signal in a buffer, stopping the capture sequence for the receiver at the expiration of a predetermined time interval, and enabling non-essential electronics after the expiration of the predetermined time interval.

[0015] A more complete appreciation of the present invention and its improvements can be obtained by reference to the accompanying drawings, which are briefly summarized below, to the following detailed description of illustrative embodiments of the invention, and to the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

[0016] FIG. 1 illustrates an operating environment;

[0017] FIG. 2 illustrates an exemplary wireless apparatus;

[0018] FIG. 3 is a block diagram of an exemplary wireless apparatus;

[0019] FIG. 4 is a block diagram illustrating an exemplary time-base for use in an exemplary wireless apparatus;

[0020] FIG. 4 is a block diagram illustrating an exemplary time-base for use in an exemplary wireless apparatus;

[0021] FIG. 5 is a schematic diagram illustrating a portion of an exemplary wireless apparatus;

[0022] FIG. 6 is a schematic diagram illustrating a portion of an exemplary wireless apparatus including a frequency band shifter;

[0023] FIG. 7 is a schematic diagram illustrating a portion of an exemplary wireless apparatus including a base-band post processor and a buffer;

[0024] FIG. 8 is a processing flow diagram illustrating the operation of an exemplary controller used in an exemplary wireless apparatus;

[0025] FIG. 9 is a processing flow diagram illustrating the operation of an exemplary recording receiver used in an exemplary wireless apparatus; and

[0026] FIG. 10 is a diagram illustrating the spectrum for an FM signal including a sub-carrier before and after heterodyning the signals, in accordance with the present invention.

DETAILED DESCRIPTION

[0027] Throughout the specification, and in the claims, the term “connected” means a direct electrical connection between the things that are connected, without any intermediary devices. The term “coupled” means either a direct electrical connection between the things that are connected, or an indirect connection through one or more passive or active intermediary devices. The term “circuit” means one or more passive and/or active components that are arranged to cooperate with one another to provide a desired function. The term “signal” means at least one current signal, voltage signal, electromagnetic wave signal, or data signal. The meaning of “a”, “an”, and “the” include plural references. The meaning of “in” includes “in” and “on”.

[0028] The present invention generally relates to a reduced noise receiver system that is arranged to record received information. A recording receiver is arranged to record data that is received from a transmission such that the recorded data can be subsequently processed. The recorded data may be processed, e.g., by a digital signal processor (DSP), a microprocessor, or micro-controller system. By “offloading” the discussions related thereto for additional details on the operation of the recording receiver.

[0029] The present invention also relates to a reduced noise receiver system that includes a shifted IF frequency band processor in the receiver. By shifting the frequency band of the IF signal to a non-harmonically related frequency band, data can be recovered from the transmission signal with improved signal-to-noise characteristics. Refer to FIGS. 5-6 and the discussion related thereto for further details.

[0030] The present invention also relates to a reduced noise receiver system that includes a facility to disable non-essential electronics during the operation of the receiver. By disabling the non-essential electronics during the operation of the receiver, noise effects from the non-essential electronics are minimized and receiver reception is improved. Refer to FIGS. 4 and 9 and the related discussion for further details.

[0031] The overall operating environment for the reduced noise receiver system will be discussed as follows below with reference to FIGS. 1 and 2.

[0032] Operating Environment

[0033] FIG. 1 illustrates an exemplary operating environment (100) for the present invention. As illustrated in the figure, an FM transceiver or broadcast is transmitted over a communication channel (110) to various electronic devices. Example electronic devices that have an FM receiver or transceiver may include a desktop computer, a watch, a portable computer, a wireless cellular telephone (cell phone), and a personal data assistant (PDA). The electronic devices are arranged to receive information from the FM
FM sub-carriers are often referred to as an SCA as identified by the Federal Communications Committee (FCC) term for the Subsidiary Communications Authorization. An FM sub-carrier utilizes bandwidth that is otherwise unused in the FM stereo-band about an FM station. In the United States of America the FCC requires the modulation bandwidth to be roughly from 53 KHz to 100 KHz within the modulation bandwidth of the FM station.

The electronic devices may also include facilities to communicate with other electronic devices over an alternative communication channel (120) in another operating mode. In this case, the electronic devices operate as local broadcast (“local cast”) transceivers that receive and transmit over a limited distance. In the local cast mode data may be communicated among electronic devices over the alternative communication channel (120) using a direct frequency shift keying (FSK) modulation, or any other type of modulation method that is adequate for a local short range transceiver operation.

FIG. 2 illustrates an exemplary watch device (200) that includes an electronic system that is arranged to operate as either a receiver or transceiver type of device. As illustrated in the figure, the watch-band includes an antenna that is either attached to the watch band or integrally formed within the watch band. The antenna is coupled to the electronic system that is contained in the watch. The electronic system may be contained in the bezel as shown in FIG. 2, or in some other portion of the watch device (not shown).

The operation of the reduced noise recording receiver system will be discussed as follows below. FIG. 3 is an exemplary system level diagram, while FIGS. 4-7 illustrate additional details for an exemplary system.

System Operation

FIG. 3 illustrates an overview of an illustrative recording receiver system (300). The recording receiver system (300) includes an antenna, a receiver, an analog-to-digital converter (ADC), and a buffer. The antenna is coupled to the input of the receiver. The output of the receiver is coupled to the input of the ADC. The output of the ADC is coupled to the input of the buffer. The output of the buffer may be coupled to a digital processor.

In operation, information is modulated on a carrier signal and transmitted into free space (not shown). The antenna in the recording receiver system (300) is tuned to the carrier signal and produces a received signal. The receiver demodulates the received signal and produces a base-band signal. The ADC converts the base-band signal into digital data that is stored in the buffer. After a complete transmission sequence is received, the digital data may be later reassembled into the information by a digital signal processor such as a microprocessor, microcontroller, or other digital signal processing (DSP) based electronic system. Additional control circuits and procedures (not shown) are utilized to control the receiver system as will be discussed in subsequent discussions below.

A single transmitted message may consist of multiple individual transmission segments, where each transmission segment is only a portion of the message. The transmission segments may include error correction encoding and other timing information so that the original message may subsequently be reconstructed. Also, the transmitted message may be interleaved such that the transmitted segments are out of order for security and/or error correction reasons. The buffer is utilized to record all of the transmitted segments. Since the transmitted segments are recorded, the message does not need to be processed in real time. A digital processor (e.g. a microprocessor, controller, digital control logic, DSP processor) can process the recorded segments at a later time. The digital processor can then perform multiple functions on the captured data, including but not limited to, timing recovery, sub-carrier phase recovery, band recovery and/or tracking, compensation for signal fading, demodulation, de-interleaving, channel state estimation, and error correction.

FIG. 4 illustrates an exemplary time-base circuit (400) that may be utilized in the present invention. The time base circuit (400) includes a crystal oscillator, a reference scaler (REF SCALER), a phase detector, a controlled switch (SW1), a capacitor (CSAM), a voltage controlled oscillator (VCO), and a frequency scaler (FREQ SCALER).

As an output of the crystal oscillator is coupled to the input of the reference scaler. The output of the reference scaler is coupled to the input of the phase detector. The output of the frequency scaler is coupled to another input of the phase detector. The output of the phase detector is coupled to one side of the controlled switch. The capacitor is coupled to another side of the controlled switch and a control input (CTL) of the VCO. The OSC output of the VCO is coupled to the input of the frequency scaler. The reference scaler, and frequency scaler include an enable terminal (EN) that is coupled to a control signal (EN). The controlled switch includes a control terminal that is coupled to another control signal (SAM).

In operation, the time-base circuit (400) has two operating modes. The first operating mode is a closed loop mode where the reference scaler and the frequency scaler are enabled, and the controlled switch is closed. The second operating mode is an open loop mode where the controlled switch is open, and the reference scaler and frequency scaler are disabled.

In the first operating mode the time-base circuit (400) functions as a phase-locked loop. The crystal oscillator produces a reference signal (REF) that is scaled up or down in frequency by the reference scaler. The VCO produces an oscillation signal (OSC) that is scaled up or down in frequency by the frequency scaler. The phase detector compares the scaled reference signal (SREF) to the scaled oscillator signal (SOSC). The output of the phase detector corresponds to the difference between the SREF and SOSC signals. The capacitor (CSAM) will operate as an integrator that stores a voltage. When steady state operation is achieved, the phase of SREF and SOSC will be close to one another and the phase detector output will stabilize at a relatively constant voltage. In the example illustrated in FIG. 4, the crystal oscillator operates at a frequency of 27.6 MHz.

In the second operating mode, the time-base circuit (400) is partially disabled but the VCO continues to operate.
The controlled switch is opened when the phase-locked loop operation has stabilized at steady-state operation. As stated previously, the capacitor stores a voltage that corresponds to the output of the phase-detector. The VCO has a very high input impedance such that the capacitor will not discharge substantially between the second operating mode and the first operating mode. Thus, the control voltage that is applied to the VCO remains relatively constant and the capacitor acts as a track and hold circuit. Other circuit arrangements may be employed in place of the capacitor to achieve a similar track and hold type of function.

[0047] The output of the oscillator is utilized as the local oscillator (LO) for the receiver illustrated in FIG. 3. The digital processor illustrated in FIG. 3 utilizes the output of the crystal oscillator as a clock signal. As stated previously with respect to FIG. 3, the digital data is only processed after a complete transmission is stored in the buffer (i.e., “recorded”). Thus, the clock signals utilized for signal processing do not need to operate while the receiver is still receiving data from a particular transmission. By “recording” data during a receive mode and “processing” the data subsequently (e.g., a processing mode), the clock signals used in the signal processor can be disabled such that the overall noise level in the receiver during the critical reception time period can be greatly reduced.

[0048] FIG. 5 illustrates a portion of an illustrative receiver system (400). This portion of the receiver system (400) includes an antenna (ANT), a low noise amplifier (LNA), a first mixer (M1), a second mixer (M2), a −90 degree phase shifter, a −45 degree phase shifter, a +45 degree phase shifter, a summer (S1), an IF processor (IF), a frequency band shifter, and a phase-locked loop demodulator (PLL DEMOD).

[0049] The local oscillator (LO) from the VCO shown in FIG. 4 is coupled to a first input of the second mixer (M2) and an input of the −90 degree phase shifter. The output of the −90 degree phase shifter is coupled to a first input of the first mixer. The antenna is coupled to the input of the LNA. The output of the LNA is coupled to second inputs of the first and second mixers (M1, M2). The output of the first mixer (M) is coupled to an input of the −45 degree phase shifter, while the output of the second mixer is coupled to an input of the +45 degree phase shifter. The outputs of the −45 degree phase shifter are coupled to the inputs of summer S1. The output of the summer is coupled to the input of the IF processor (IF). The output of the IF processor is coupled to the input of the frequency band shifter. The output of the frequency band shifter is coupled to an input of the PLL DEMOD.

[0050] In operation, the antenna and the local oscillator is tuned to an oscillator frequency that corresponds to a particular FM station. The LNA receives a small signal from the antenna and produces an RF signal. The RF signal is down-converted using an image-rejection mixer that is formed by mixers M1, M2, the +−45 degree phase shifters, and summer S1. The summer produces a signal that is in an IF signal. The IF processor is arranged to amplify and filter the IF signal, and produce a second IF signal. The frequency band shifter is arranged to produce a band-shifted IF signal in response to the second IF signal. In one example, the IF processing is arranged to produce an IF signal that has a nominal frequency of 10.7 MHz, and the second IF signal is shifted down to a band of nominally 3.1 MHz. The PLL demodulator converts the band-shifted IF signal to a baseband signal.

[0051] FIG. 6 illustrates a detailed view of an exemplary frequency band shifter in a recording receiver system (600). The frequency band shifter includes a mixer (M3) and a frequency shift low pass filter (FSHIFT LPF). Mixer M3 includes an input that is coupled to the second IF signal and another input that is coupled to a frequency shift signal (FSHIFT). The frequency shift signal (FSHIFT) is derived from the VCO shown in FIG. 4.

[0052] In one example, FSHIFT is an oscillation signal that has a nominal frequency of 13.8 MHz and the second IF signal has a nominal frequency of 10.7 MHz. In this example, the output of mixer M3 will have a nominal frequency of 3.1 MHz (13.8 MHz−10.7 MHz) and FSHIFT LPF is an analog low pass filter with a −3 dB frequency of 3.1 MHz.

[0053] Since the second IF signal is translated to a relatively low frequency band by mixer M3 (e.g., 3.1 MHz), the analog low pass filter can be implemented “on-chip” using an gm-C filter topology. Also, since the PLL design has a nominal frequency of 3.1 MHz, the PLL demodulator can also be integrated “on-chip”. The present invention achieves reduced cost in the FM receiver by translating the IF signal into a lower frequency range such that “on-chip” circuits may be employed. Also, the PLL demodulator, mixer M3, and the FSHIFT LPF operate at a frequency that is non-harmonically related to the data signal. Since the frequencies do not produce harmonics that will interfere with the reception, overall system noise is reduced and reception is improved.

[0054] FIG. 7 illustrates a detailed view of an illustrative post detector processing (700) for the base-band signal produced by the PLL demodulator shown in FIG. 6. The post-detector processor includes two mixers (M4, M5), a −90 degree phase shifter, two low pass filters, two ADCs, and a buffer.

[0055] The −90 degree phase shifter has an input that is coupled to an oscillator signal (FSCA) and a first input of mixer M4, and an output that is coupled to the first input of mixer M5. The second inputs of mixers M4 and M5 are coupled to the output 52.647 kHz−67.647 kHz, and a sub-carrier signal from 0−7.357 kHz. This spectrum is passed through a low-pass filter (LPF) that is arranged to pass only the sub-carrier signal and block the other spectral components. An ADC digitizes the resulting signal from the output of the LPF. The signal path through mixer M4 corresponds to the in-phase or I signal, while the signal path through mixer M5 corresponds to the quadrature-phase or Q signal. Thus, digitized I and Q signals are created by the ADCs and stored in the buffer without any other processing.

[0056] As discussed with respect to FIGS. 3-7 above, the recording receiver system generally operates as a radio receiver that digitizes the received signal and stores the complex digital data in a buffer for subsequent processing by a signal processor. Since the recording receiver may be utilized in wireless devices as described with reference to FIGS. 1 and 2 above, overall power consumption and noise in the receiver are of paramount concern. To conserve power in portable devices, the radio receiver is powered off in a
“sleep mode” and only “wakes up” when a receiver operation is necessary. As discussed previously above, non-essential electronics are powered off during the receiver operation to an effort to minimize noise and improve overall reception. Also, as discussed supra, the transmitted message may be transmitted as a sequence of interleaved message segments such that the scheduling of reassembly of the original transmitted message requires a controller mechanism.

[0057] A controller mechanism (i.e., a microprocessor, a wake-up timer, a control logic) is necessary to enable the receiver to automatically engage the “wake-up” and “sleep” modes. The controller can be selectively activated and deactivated using any number of means including a watchdog timer, an interrupt controller, or any other electronic control circuit that is appropriately arranged. For example, a timer circuit can be designed to periodically wake up the controller to see if there is anything to be processed. Also, an interrupt can be used to wake up the controller after the recording receiver has received a complete transmission. The overall processing flow of the recording receiver will be discussed as follows below.

[0058] Processing Flow

[0059] FIG. 8 illustrates a process flow diagram for a controller that is arranged as discussed previously. Processing begins when the controller wakes up (active mode), and terminates when the controller goes to sleep (sleep mode).

[0060] The controller wakes up and enters an idle state in the active mode. From the idle state a number of events can occur that require attention. In the event that nothing requires attention upon wake up, the controller can either go back to sleep after some predetermined (or random) time-out period, or the controller can do housekeeping functions. Typical events that require attention may include a shutdown alert, processing alert, or a schedule alert.

[0061] After the controller receives a shutdown alert, the controller will either quickly finish the current process, or suspend the currently active process. In either case any data that is in use by the current process will be saved so that no information is lost. At some time after the data is saved, the controller goes to sleep (sleep mode). In the recording receiver system previously described, non-essential electronics are disabled when the receiver begins receiving data. The disabling of the controller can be accomplished by any means that is appropriate to suspend any processing of the controller such as, for example, disabling the clock signal that operates the controller. After the controller receives a schedule alert, the controller will access a memory (either internal or external) that includes a “to-do list”. The “to-do list” is a list that contains a series of time driven events such as “check scheduled stock quotes at 3PM”. When the “to-do list” is empty, the next scheduled event is accessed from the “to-do list” and sent to the recording receiver as a new schedule request. After the schedule request is sent to the recording receiver, or if the “to-do list” was empty, the controller can either return to the idle state (active mode) or go to sleep (sleep mode).

[0062] The controller receives a processing alert when the recording receiver buffer has a complete transmission that requires attention. After the controller receives a processing alert, the controller will copy the digitized transmission (data) from the buffer into another memory area (either internal or external). The controller can then either process the data or issue a command to a signal processor (e.g., a digital signal processing unit) to begin processing the data. When the controller has completed processing (or activated the signal processor), the controller can either return to the idle state (active mode) or go to sleep (sleep mode).

[0063] The controller may include any number of other function modes (not shown). For example, when the controller is in a wireless watch device as illustrated in FIG. 2, the watch may have an alarm mode, a stopwatch mode, a display stored information mode, a data entry mode, a data transfer mode, a data synchronize mode, as well as other operating modes. These various modes can be used to set up other schedules that may be required by the user.

[0064] FIG. 9 illustrates a process flow diagram for a recording receiver (hereinafter simply referred to as a RECEIVER) that is arranged as discussed previously. Processing begins when the receiver wakes up (active mode), and terminates when the receiver goes to sleep (sleep mode).

[0065] The receiver wakes up and enters an idle state in the active mode. From the idle state a number of events can occur that require attention. In the event that nothing requires attention upon wake up, the receiver can either go back to sleep after some predetermined (or random) time-out period, or the receiver can do housekeeping functions. Typical events that require attention may include a new schedule request, or activating a scheduled event.

[0066] After the receiver gets a new schedule request, the receiver will access schedule a new event. The receiver includes a memory (either internal or external) that includes a “scheduled event list”. The “scheduled event list” is a list that contains a series of time-driven events. Each time-driven event has a corresponding time and frequency that is stored in the event list, such as “FM channel 12, 3PM.”. This time event may correspond to the proper time and channel corresponding to a scheduled event from the controller such as, for example, “check scheduled stock quotes at 3PM”. When the new schedule request is processed as a new scheduled event and saved in the scheduled event list. After the new schedule request is saved, the receiver can either return to the idle state (active mode) or go to sleep (sleep mode).

[0067] In one embodiment, the receiver gets an activate schedule event alert a nominal time interval before a previously scheduled events occurs. The previously scheduled event at the next scheduled event time, the receiver can disable the non-essential electronics in the overall system and subsequently begins to capture and record the transmitted information. The transmitted information is converted into a digital data stream that is stored in the buffer as previously described. After the designated time interval has expired, the non-essential electronics are enabled.

[0068] After at least a portion of the non-essential electronics are enabled, the receiver can either issue a processing alert to the controller (and/or signal processor), return to an idle state (active mode), or go to sleep (sleep mode). This depends largely on the type of transmission that is being received, and the specific implementation.

[0069] In one example, the transmitted information is transmitted in fixed length segments that are staggered over...
fixed time intervals beginning and ending at predetermined times (e.g., 16 segments make up one transmission). In this case, the receiver will not issue a processing alert until the last time interval has expired (e.g., the 16th segment has been received). After the last time interval has expired, the receiver will have captured and stored all of the segments (e.g., 16) that correspond the transmitted information. The receiver will wait until the last time interval has expired to ensure that all of the information has been received before processing is started.

[0070] In another example, the transmitted information is transmitted in a contiguous block over a fixed time interval beginning and ending at predetermined times. In this case, the receiver will issue a processing alert as soon as the ending time interval has expired. After the time interval has expired, the receiver will have captured and stored all of the transmitted information.

[0071] The receiver includes a facility to ensure that the captured and recorded information overlaps in time with the actual transmission. For example, the receiver activates the capture and record mode just prior to the designated time, and deactivates the capture and record mode just after the designated expiration time (for a fixed segment size it is a fixed interval). By activating the capture and record mode a time period before the actual transmission is enabled, the system is permitted to settle such that the beginning of the transmission sequence is not missed. Similarly, by deactivating the capture and record mode a time period after the transmission should have ended, the system ensures no loss of the transmission sequence.

[0072] Although the preceding description describes various embodiments of the system, the invention is not limited to such embodiments, but rather covers all modifications, alternatives, and equivalents that fall within the spirit and scope of the invention.

We claim:
1. A method for recording data from a wireless communication transmission comprising:
   - disabling at least a portion of non-essential electronics when a receiver is tuned in a receive mode;
   - starting a capture sequence for the receiver in the receive mode;
   - receiving the wireless communication transmission and producing a base-band signal with the receiver;
   - digitizing the complex base-band signal from a captured transmission; and
   - storing the digitized complex base-band signal in a buffer without further processing such that the effects of noise in the digitized complex base-band signal are minimized by disabling the at least a portion of the non-essential electronics while the digitized complex base-band signal is received.
2. A method as in claim 1, further comprising: adjusting the tuning frequency of the receiver when the non-essential electronics are enabled, and maintaining the tuning frequency of the receiver when the non-essential electronics are disabled.
3. A method as in claim 1, further comprising: processing the stored digitized complex base-band signal to recover a wireless communication transmission when the receiver is disabled in a processing mode.
4. A method for recording data from a wireless communication transmission comprising:
   - issuing a shut-down alert;
   - tuning the receiver to a desired frequency;
   - disabling at least a portion of non-essential electronics after the shut-down alert and the receiver tuning has settled;
   - starting a capture sequence for the receiver;
   - receiving the wireless communication transmission with the receiver and producing a base-band signal;
   - digitizing the complex base-band signal from a captured transmission;
   - storing the digitized complex base-band signal in a buffer without further processing;
   - stopping the capture sequence for the receiver at the expiration of a predetermined time interval; and
   - enabling the at least a portion of the non-essential electronics after the expiration of the predetermined time interval.
5. A method as in claim 4, further comprising: waking the receiver from a sleep mode prior to a scheduled event, and setting the receiver in the sleep mode after the scheduled event has expired.
6. A method as in claim 4, further comprising: storing a scheduled event, wherein the scheduled event includes a specified tuning frequency and a specified time.
7. A method as in claim 4, further comprising: waking the receiver from a sleep mode a time interval before the specified time, and tuning the receiver to the specified tuning frequency.
8. A method as in claim 7, further comprising: starting the capture sequence a small time interval before the specified time corresponding to a pre-capture sequence, and stopping the capture sequence a small time interval after the expiration of the predetermined time interval corresponding to a post-capture sequence such that the digital data stored in the buffer corresponds to the digitized complex base-band signal from the pre-capture sequence, the capture sequence, and the post-capture sequence.
9. A method as in claim 4, further comprising issuing a processing alert to indicate that a transmission capture sequence has been completed.
10. A method as in claim 4, receiving the wireless communication transmission further comprising down-converting the wireless communication transmission to a non-harmonically related IF frequency such that the IF frequency is unrelated to the transmission frequency and related non-ideal are minimized.
11. A method as in claim 4, further comprising processing the captured sequence after a plurality of transmitted segments are received, wherein the plurality of transmitted segments are at least part of a single transmission that are transmitted separately over time, and processing substantially reconstructs the single transmission from the plurality of transmitted segments.
12. An apparatus for wireless communication, comprising:
   - an antenna that produces an RF signal in response to a FM signal that is in a particular frequency band;
an RF amplifier is coupled to the antenna and produces an amplified RF signal in response to the RF signal;
an IF signal processor is coupled to the RF amplifier and produces an IF signal in response to the amplified RF signal;
a base-band signal processor is coupled to the IF signal processor and produces a base-band signal in response to the IF signal;
a post detector processor is coupled to the base-band signal processor and produces two digital signals in response to the base-band signal, the two digital signals corresponding to a digitized I and Q base-band signal; and
a buffer is coupled to the post detector processor and stores the digitized I and Q base-band signals when active, wherein the digitized I and Q base-band signals are stored in the buffer for post processing such that signal processing may be performed on the stored digitized I and Q base-band signals at a subsequent time after an entire transmission has been received.

13. An apparatus as in claim 12, wherein the IF signal processor includes an image rejection mixer.

14. An apparatus as in claim 13, the image rejection mixer further comprising: a first mixer that multiplies a sine signal with the amplified RF signal to produce a first signal, a second mixer that multiplies a cosine signal with the amplified RF signal to produce a second signal, a first phase shifter produces a first shifted signal that corresponds to the first signal shifted by +45 degrees, a second shifted signal that corresponds to the second signal shifted by +45 degrees, and a summer that produces an IF signal by adding the first and second shifted signals.

15. An apparatus as in claim 12, the base-band signal processor further comprising a frequency band shifter and a phase locked loop demodulator, wherein the frequency band shifter is arranged to shift the IF signal to an unrelated second IF signal that has a frequency that is non-harmonically related to other components in the apparatus, and the phase locked loop demodulator produces the base-band signal in response to the second IF signal.

16. An apparatus as in claim 15, the frequency band shifter further comprising a mixer that produces a shifted signal by multiplying the IF signal by a non-harmonically related oscillation signal, and a low pass filter that is arranged to produce the second IF signal in response to the shifted signal.

17. An apparatus as in claim 12, the post detector processor including a first mixer that multiplies a cosine signal with the base-band signal to produce a first signal, a second mixer that multiplies a sine signal with the base-band signal to produce a second signal, a first low pass filter that produces a third signal in response to the first signal, a second low pass filter that produces a fourth signal in response to the second signal, a first analog-to-digital converter that converts the second signal to a first of the two digitized signals, and a second analog-to-digital converter that converts the fourth signal a second of the two digitized signals.

18. An apparatus as in claim 12, further comprising a time-base circuit that includes a phase detector, a crystal oscillator that has an output that is coupled to a first input of the phase detector, a voltage controlled oscillator that has an output that is coupled to a second input of the phase detector and an input that is coupled to an output of the phase detector through a controlled switch, and a storage circuit that is coupled to the input of the voltage controlled oscillator, wherein the storage circuit is arranged to store a control voltage corresponding to the output of the phase detector when the controlled switch is closed, and the storage circuit is arranged to hold the control voltage when the controlled switch is open such that the voltage controlled oscillator continues to oscillate at a desired frequency.

19. An apparatus as in claim 18, wherein the time base-circuit has non-essential electronic components that are disabled while the apparatus is storing digitized I and Q base-band signals in the buffer during a receiver mode, and the non-essential electronic components are enabled when the apparatus is processing the stored digitized I and Q base-band signals during a processing mode, wherein the controlled switch is open during the receiver mode, and non-ideal effects from the non-essential electronic components is reduced during the receiver mode.

20. An apparatus for wireless communication in a watch having a watch band, comprising:
an antenna that produces an RF signal in response to a FM signal that is in a particular frequency band, wherein the antenna is formed in the watch-band;
an RF amplifier is coupled to the antenna and produces an amplified RF signal in response to the RF signal;
an IF signal processor is coupled to the RF amplifier and produces an IF signal in response to the amplified RF signal;
a base-band signal processor is coupled to the IF signal processor and produces a base-band signal in response to the IF signal;
a post detector processor is coupled to the base-band signal processor and produces two digital signals in response to the base-band signal, the two digital signals corresponding to a digitized I and Q base-band signal; and
a buffer is coupled to the post detector processor and stores the digitized I and Q base-band signals when active, wherein the digitized I and Q base-band signals are stored in the buffer for post processing such that signal processing may be performed on the stored digitized I and Q base-band signals at a subsequent time after an entire transmission has been received.

21. An apparatus as in claim 20, wherein the buffer stores multiple segments that are associated with a single transmission, wherein each segment is part of the single transmission such that the single transmission is reassembled by a controller subsequent to receipt of all of the segments.

22. An apparatus as in claim 20, wherein the buffer stores segments that are associated with a single transmission, wherein each segment is transmitted at a different time, and each segment is part of a distributed transmission that occurs over a defined time interval, wherein the controller processes the segments to recover data from the single transmission after the expiration of the defined time interval.