# (19) World Intellectual Property Organization International Bureau





#### (43) International Publication Date 12 September 2002 (12.09.2002)

#### **PCT**

# (10) International Publication Number WO 02/071410 A3

- (51) International Patent Classification<sup>7</sup>: G11C 16/10, 16/34, 29/00
- (21) International Application Number: PCT/US01/45700
- (22) International Filing Date:

1 November 2001 (01.11.2001)

- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 09/796,282 28 February 2001 (28.02.2001) US
- (71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]; One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-3453 (US).
- (72) Inventors: HAMILTON, Darlene, G.; 5824 Ponce, San Jose, CA 95118 (US). DERHACOBIAN, Narbeh; 1518 Williams Avenue, Belmont, CA 94002 (US). WANG, Janet, S., Y.; 1999 Broadway #42, San Francisco, CA 94109 (US). TANPAIROJ, Kulachet; 948 Wing Place, Palo Alto, CA 94305 (US).

- (74) Agent: RODDY, Richard, J.; Advanced Micro Devices, Inc., One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-3453 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


#### **Published:**

with international search report

(88) Date of publication of the international search report: 1 May 2003

[Continued on next page]

(54) Title: HIGHER PROGRAM THRESHOLD VOLTAGE AND FASTER PROGRAMMING RATES BASED ON IMPROVED ERASE METHODS



(57) Abstract: A method and system for programming of the normal bits of a memory array of dual bit memory cells (68) is accomplished by programming at a substantially high delta VT. The substantially higher VT assures that stresses and/or customer operation over substantial periods of time. Furthermore, by utilizing substantially high gate and drain voltages during programming, programming times are kept short without degrading charge loss. A methodology is provided that determines the charge loss for single bit operation during program and erase cycles. The charge losses over cycling and stress are then utilized to determine an appropriate delta VT to be programmed into a command logic (64) and state machine (65).



O 02/071410 A3

## WO 02/071410 A3



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Ir al Application No PCT/US 01/45700

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G11C16/10 G11C16/34 G11C29/00 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) IPC 7 G11C Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, WPI Data, PAJ C. DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. US 6 011 725 A (EITAN BOAZ) 4 January 2000 (2000-01-04) column 15, line 32 - line 49; figure 5B column 26, line 41 - line 45 column 29, line 55 - line 57 1,2,7,8 χ 1.7 WO 99 60631 A (SAIFUN SEMICONDUCTORS LTD Α :EITAN BOAZ (IL)) 25 November 1999 (1999-11-25) page 3, line 13 - line 19 1-3,7-10 US 6 044 022 A (NACHUMOVSKY ISHAI) Α 28 March 2000 (2000-03-28) abstract; figures 5-8 US 6 157 570 A (NACHUMOVSKY ISHAI) A 5 December 2000 (2000-12-05) figures 7,9A,9B,13 -/--Patent family members are listed in annex. Further documents are listed in the continuation of box C. Χ Special categories of cited documents: "T" later document published after the international filing date or priority date and not in conflict with the application but "A" document defining the general state of the art which is not considered to be of particular relevance cited to understand the principle or theory underlying the invention "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention. cannot be considered to involve an inventive step when the document is combined with one or more other such docu-"O" document referring to an oral disclosure, use, exhibition or ments, such combination being obvious to a person skilled in the art. "P" document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of mailing of the international search report Date of the actual completion of the international search 2 9. 01. 2003 16 September 2002 Authorized officer Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, CUMMINGS A.

Fax: (+31-70) 340-3016

In.....ional Application No
PCT/US 01/45700

	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °		Relevant to claim No.
A	US 6 081 456 A (DADASHEV OLEG) 27 June 2000 (2000-06-27) figures 7-9	7

International application No. PCT/US 01/45700

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)						
This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:						
1. Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:						
Claims Nos.:     because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:						
t tem						
3. Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).						
Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)						
This International Searching Authority found multiple inventions in this international application, as follows:						
see additional sheet						
As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.						
2. As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.						
3. As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:						
4. No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:  1-3, 7-10						
Remark on Protest  The additional search fees were accompanied by the applicant's protest.						
No protest accompanied the payment of additional search fees.						

## FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

1. Claims: 1-3, 7-10

Method and system for programming ONO dual-bit memory cells.

2. Claims: 4-6

Method for determining delta VT (i.e. required change in threshold voltage) for programming bits in an array of ONO dual-bit memory cells.

Information on patent family members

International Application No
PCT/US 01/45700

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 6011725 A	04-01-2000	AU 8558998 A EP 1010182 A2 WO 9907000 A2 JP 2001512290 T	22-02-1999 21-06-2000 11-02-1999 21-08-2001
WO 9960631 A	25-11-1999	US 6215148 B1 AU 3845399 A EP 1082763 A1 WO 9960631 A1 JP 2002516491 T US 6348711 B1 US 2001004332 A1 US 2002000606 A1	10-04-2001 06-12-1999 14-03-2001 25-11-1999 04-06-2002 19-02-2002 21-06-2001 03-01-2002
US 6044022 A	28-03-2000	NONE	
US 6157570 A	05-12-2000	NONE	
US 6081456 A	27-06-2000	NONE	