



- (51) **International Patent Classification:**
G06F 12/02 (2006.01) *G06F 12/10* (2006.01)
- (21) **International Application Number:**
PCT/US2016/057713
- (22) **International Filing Date:**
19 October 2016 (19.10.2016)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
14/920,834 22 October 2015 (22.10.2015) US
- (71) **Applicant:** WESTERN DIGITAL TECHNOLOGIES, INC. [US/US]; 3355 Michelson Drive, Suite 100, Irvine, California 92612 (US).
- (72) **Inventor:** LIN, Tino; 3355 Michelson Drive, Suite 100, Irvine, California 92612 (US).
- (74) **Agents:** TRUESDALE, Sabra-Anne et al.; Western Digital Technologies, Inc., 3355 Michelson Drive, Suite 100, Irvine, California 92612 (US).
- (81) **Designated States** (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) **Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE,

[Continued on next page]

(54) **Title:** DIVISION OF DATA STORAGE IN SINGLE-STORAGE DEVICE ARCHITECTURE




FIG. 5

(57) **Abstract:** Systems and methods are disclosed for sub-dividing data in non-volatile data storage modules. A data storage device includes a non-volatile memory comprising a plurality of physical addresses (PBAs) storing data for a first logical unit number (LUN) and a second LUN, as well as controller circuitry configured to receive a storage access request from a host system, the storage access request including a logical address (LBA), an address range, and LUN identification information. The controller circuitry is further configured to map the LBA to a translated LBA that is one of N contiguous comprehensive LBAs based on the LBA and the LUN identification information, the comprehensive LBAs being associated with both the first LUN and the second LUN, map the translated LBA to one of the plurality of PBAs of the non-volatile memory, and read from or write to at least the one of the plurality of PBAs.



DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT,
LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE,
SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA,
GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

— *as to the applicant's entitlement to claim the priority of
the earlier application (Rule 4.17(iii))*

Published:

— *with international search report (Art. 21(3))*

Declarations under Rule 4.17:

— *as to applicant's entitlement to apply for and be granted
a patent (Rule 4.17(ii))*

DIVISION OF DATA STORAGE IN SINGLE-STORAGE DEVICE ARCHITECTURE

BACKGROUND

[0001] Computing systems can utilize a plurality of data storage drives for storing user data, and the like. The use of multiple data storage drives can present various system complexities.

BRIEF DESCRIPTION OF THE DRAWINGS

[0002] Various embodiments are depicted in the accompanying drawings for illustrative purposes, and should in no way be interpreted as limiting the scope of this disclosure. In addition, various features of different disclosed embodiments can be combined to form additional embodiments, which are part of this disclosure.

[0003] Figure 1 is a block diagram representing a data storage system according to an embodiment.

[0004] Figure 2 is a block diagram representing a data storage system according to an embodiment.

[0005] Figure 3 is a block diagram representing a data storage system according to an embodiment.

[0006] Figure 4 is a block diagram illustrating a range of logical addresses of non-volatile storage in accordance with one or more embodiments.

[0007] Figure 5 is a flow diagram illustrating a process 500 for managing data storage according to one or more embodiments.

DETAILED DESCRIPTION

[0008] While certain embodiments are described, these embodiments are presented by way of example only, and are not intended to limit the scope of protection. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms. Furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the scope of protection.

[0009] The headings provided herein are for convenience only and do not necessarily affect the scope or meaning of the claims. Disclosed herein are example configurations and embodiments relating to data storage division in a single-drive storage architecture.

Overview

[0010] The present disclosure provides systems and methods for designating data storage addresses in a single data storage device or drive to separate logical unit numbers (LUNs), which may be managed according to any desirable or practical storage management scheme.

[0011] The utilization of multiple physically and/or logically distinct data storage devices by a single host may be desirable for various purposes. Such devices/drives may be managed according to any of various redundancy and/or non-redundancy schemes. For example, in certain contexts, management of multiple devices/drives according to a JBOD (“just a bunch of disks”) scheme may be desirable, wherein each of the multiple devices/drives may represent a separate logical volume. The terms “data storage drive” and “data storage device” are used herein according to their broad and ordinary meaning, and may be used substantially interchangeably in certain contexts in the present disclosure to refer to a data storage device, module, enclosure, and/or associated components and/or devices.

[0012] Connection of a single host to multiple data storage devices/modules (e.g., external data storage devices) may be advantageous for various purposes, such as to provide the ability to load separate operating systems from each of the devices/modules. Where the host device/system is coupled to a plurality of storage devices and is configured to use a single power bus to supply operational power thereto (e.g., over a Universal Serial Bus (USB) port/connection), the power burden on the host may be undesirably high, particularly with respect to hard disk storage drives that may require power to spin-up magnetic disk(s) and/or operate head/gimbal circuitry and components.

[0013] Furthermore, in certain embodiments, when booting from, for example, external data storage devices/drives, each operating system may be required to provide its own boot partition that is guaranteed to boot, substantially irrespective of the relevant firmware interface (e.g., BIOS, UEFI). Generally, the boot partition may be incapable of loading operating systems other than its own.

[0014] Certain embodiments disclosed herein provide systems and methods for managing multiple logical volumes of storage in a single data storage device/drive, such as a hard disk drive (HDD). The separate logical volumes may be designated separate subsets of logical block addresses (LBAs) used to map to physical addresses of the single storage device, such as in an interleaved and/or alternating scheme. The

external data storage device/drive may be a direct-attached storage drive (DAS), network-attached storage drive (NAS), or other type of device/drive.

[0015] Embodiments disclosed herein may provide for utilization of multiple logical volumes of storage with an at least partially reduced power requirement compared to other systems utilizing separate physical storage drives, such as dual-HDD systems. For example, systems disclosed herein may provide a DAS JBOD drive that uses only a single HDD (e.g., 2.5" disk drive) that may allow for booting separate operating systems (e.g., OSX and/or Windows) externally without having to go through a firmware process to jump from a first operating system to the next.

Data Storage System

[0016] Figure 1 is a block diagram of a system including a host device 110 that is communicatively coupled to one or more data storage devices, such as "data storage device A" 120 and/or "data storage device B" 125. The host device 110 may be coupled to the data storage device(s) over any suitable or desirable communications interface, such as a wired or wireless communication interface. In certain embodiments, the host device 110 is coupled to the data storage devices over separate physical interface ports, shown as "port A" 114 and "port B" 115. For example, the ports 114, 115 may be universal serial bus (USB) ports, or the like.

[0017] The data storage devices 120, 125 may each comprise non-volatile storage, illustrated as blocks 140 and 145, respectively. In certain embodiments, each of the data storage devices 120, 125 is configured to store an operating system. For example, data storage device A (120) may store a first operating system 142, whereas data storage device B (125) may store a second operating system 147, wherein the first operating system and the second operating system may be different types of operating systems in certain embodiments. For example, in an embodiment, operating system A (142) may be a Windows, Linux, Mac OS, or other type of Unix-based or other operating system, whereas operating system B (147) may be a different one of such possible operating systems.

[0018] The non-volatile storage 140, 145 may comprise any type of non-volatile data storage media. For example, the non-volatile storage may comprise magnetic disk media, solid-state media, optical media, or other type of non-volatile storage. In certain embodiments, one or more of the data storage devices 120, 125 may be configured to receive operational power from the host device 110 over a

respective port of the host device. The host device 110 may include one or more power sources 112, which may be configured to provide power that one or more voltage levels to either or both of the ports 114, 115. For example, the host device 110 may provide bus power for powering rotating disk media associated with the data storage devices 120, 125. However, in the case of rotating disk media, such media assemblies may consume more power/current than is available on the power bus (e.g., 5V USB power), particularly with respect to mobile host computing devices, such as laptop/tablet computers and the like. Therefore, power limitations may make connecting and powering multiple disk drives over host interface(s) impractical or undesirable. Alternative embodiments may implement separate power cables and/or interface hubs for providing connectivity and/or power for the data storage devices. However, such configurations may introduce undesirable complexity, physical constraints and/or performance issues.

[0019] Figure 2 is a block diagram illustrating a system 200 including a host device 210 communicatively coupled to a data storage device 220. The host device 210 may be coupled to the data storage device 220 over a communications interface via a communication port 214 of the host device 210. In certain embodiments, the host device 210 is configured to provide power to the data storage device 220 via the port 214. The power may be provided by a power source 212 of the host device 210.

[0020] In certain embodiments, the non-volatile storage 240 of the data storage device 220 is partitioned (e.g., using multi-boot utility software/firmware), wherein separate logical containers (“partitions”) are used to house separate filesystems, where operating systems, applications and/or data may be stored. In certain embodiments, each partition of the storage is associated with a separate logical unit number (LUN). For example, as shown, the non-volatile storage 240 may be divided into a first partition 241 and a second partition 245. The first partition (e.g., primary partition), or “partition A,” may include a first LUN 244, identified as “LUN A,” whereas the second partition, or “partition B,” may include a second LUN, identified as “LUN B.” LUN A (244) may include a boot record 243 including system data related to booting procedures of the host device 210 and/or data storage device 220.

[0021] In certain embodiments, on start-up the operating system 242 of the first LUN 244 is generally booted up first. For example, the host device 210 may be configured to boot from the data storage device 220 by loading operating system A

(242) at start-up. During start-up, the host device 210 may locate operating system A (242) on LUN A in the primary partition 241. Once the host device 210 has booted operating system A (242), the host device may implement a boot manager program to boot operating system B (247). For example, the partition scheme illustrated in Figure 2 may enable the loading of the second operating system 247 from the second LUN 246 once the first operating system has been booted. The host device 210 may be configured to execute software that effects the transition from the first operating system 242 to the second operating system 247.

[0022] The partitions of the non-volatile storage 240 may be created by the host 210 using a multi-boot utility program (e.g., “Boot Camp,” by Apple Inc.), which may provide for non-destructive disk partitioning of the non-volatile storage 240. However, in certain embodiments, disk partitioning may result in a media in which one partition is substantially susceptible to corruption from corruption of another partition of the media. Such corruption may result in loss of mapping and/or other system data, thereby rendering the filesystem(s) of the non-volatile storage 240 effectively unusable.

Combined Storage

[0023] Certain embodiments disclosed herein allow for the utilization by a host device/system of at least two physically and/or logically separate storage devices/drives for data storage. Connectability of two or more data storage devices/drives may be desirable in a number of situations, such as where the ability to boot from two separate operating systems is desirable. Furthermore, because the connection of physically separate drives can lead to power concerns, as described above, certain embodiments herein advantageously provide two or more separate data storage device/drive connectability in a single physical device/drive, where the host sees two or more separate disks through connection with a single device/drive that requires only enough power for a single drive.

[0024] As described above in connection with Figure 2, where multiple partitions are formed on a single non-volatile storage module, corruption of one partition may adversely affect other partition(s). Conversely, certain embodiments disclosed herein provide for storage on separate LUNs on a single storage device/drive. Therefore, the host device/system firmware may identify each of the physical disks independently. For example, the host may view the separate LUNs as physically different storage devices/drives according to, for example, a JBOD storage

management scheme. While certain embodiments are disclosed herein in the context of management of separate LUNs managed according to a JBOD scheme, it should be understood that such embodiments may be implemented according to various RAID (“redundant array of independent disks”) or other redundancy schemes, or the like, within the scope of the present disclosure.

[0025] Figure 3 is a block diagram illustrating a system 300 comprising a host device 310 communicatively coupled to a data storage device 320 via a port 314 of the host device 310. In certain embodiments, the host device 310 may be configured to boot from the data storage device 320. Although the data storage device 320 may comprise a single non-volatile storage module 340 (e.g., disk media), the host device firmware may view the non-volatile storage as two or more separate LUNs (344, 346), such as in a JBOD configuration/relationship. With separate JBOD LUNs, the non-volatile storage 340 may provide improved storage features over a partitioned storage, as described above. For example, in certain embodiments, access may be provided to a host to only one of the LUNs, or access may be limited to one or more LUNs. Because each LUN (344, 346) is viewed as a separate physical disk by the host, corruption of the filesystem of one LUN may not substantially affect the other LUN(s).

[0026] The data storage device includes a controller 330, which may comprise one or more processors and/or memory modules for directing operation of the data storage device 320. The controller 330 may be configured to receive data commands from the host 310 and execute such commands in the non-volatile storage 340. Such commands may include data read/write commands, and the like. The controller 330 may be configured to receive data commands from a storage interface (e.g., a device driver) residing on the host 310. Data commands may specify a logical block address (LBA) in the data storage device 120; data may be accessed/transferred based on such commands. Where the non-volatile storage 340 includes multiple separate LUNs, the data access commands may also specify a particular LUN among a plurality of LUNs. The non-volatile storage 340 may comprise magnetic disk storage, for example. The non-volatile storage 340 may be used to store the plurality of LUN's. For example, the plurality of LUNs may be stored in interleaved manner with respect to logical addressing of the non-volatile storage 340.

[0027] The data storage device 320 can store data received from the host 310 such that the data storage device 320 acts as data storage for the host 310. To

facilitate this function, the controller 330 may implement a logical interface for presenting to the host 310 each of the LUNs of the non-volatile storage 340 as a set of logical addresses (e.g., sequential/contiguous addresses) where data can be stored. Internally, the controller 330 can map LUN-specific logical addresses to translated comprehensive LBAs, and further map the translated LBAs to various physical memory addresses in the non-volatile storage 340. Mapping data indicating the mapping of LUN-specific logical addresses to translated comprehensive LBAs, and from translated comprehensive LBAs to physical memory addresses, may be maintained in the data storage device 320. For example, mapping table data may be stored in non-volatile storage 340 in order to allow for recreation of mapping tables following a power cycle.

[0028] Certain embodiments disclosed herein provide for JBOD management of a plurality of LUNs using a single data storage device, wherein non-volatile media of the data storage device is logically and/or physically divided to achieve the same. With respect to disk media embodiments, the data storage media may be divided in such a way as to substantially equally distributed the LUNs in the inner-diameter and outer-diameter. Such a distribution mechanism may allow substantially equal performance on the plurality of disk LUNs.

[0029] The controller 330 may include one or more memory modules (not shown), such as non-volatile memory (e.g., ROM) and/or volatile memory (e.g., RAM, such as DRAM). In certain embodiments, the controller 330 may be configured to store information, including, for example, operating system(s) code, application code, system tables and/or other data, in the non-volatile solid-state storage 340. On power-up, the controller 330 may be configured to load such data for use in operation of the data storage device.

[0030] The controller 330 illustrated in Figure 3 may represent a device controller associated with the data storage device 320 and/or a bridge device, wherein address mapping and/or other functionality disclosed herein may be implemented at least in part by the controller/bridge 330, such as through execution of firmware associated therewith. For example, bridge circuitry may sit between the device controller and the host device 310, such that the bridge circuitry presents to the device controller the translated comprehensive LBA(s) associated with the host command. In certain embodiments, the controller 330 comprises a USB bridge module or device configured to implement certain features disclosed herein.

[0031] Disclosed herein are data storage devices and systems comprising control circuitry configured to provide a second LBA mapping abstraction layer, providing LUN-specific address-to-comprehensive address mapping prior to logical-to-physical address mapping. The controller/bridge 330 may receive data storage commands from the host 310 that include a logical address (LBA) associated with one of the LUNs of the non-volatile storage; that is, the LBA may identify an LUN as well as an LBA of the identified LUN. The controller/bridge 330 may be configured to take the LUN-specific LBA and translate it to a translated LBA associated with a comprehensive, contiguous range of LBAs of the non-volatile storage that may include all of the LUNs of the non-volatile storage 340. Controller circuitry of the data storage device 320 may further map the translated LBA to a physical address associated with the storage media for storage therein.

[0032] In certain embodiments, the non-volatile storage 340 comprises a comprehensive range of LBAs that is sub-divided among the separate LUNs of the storage according to some address division scheme; that is, some or each of the comprehensive LBAs may be associated with a LUN-specific LBA associated with one of the LUNs. In certain embodiments, subsets of contiguous addresses of the comprehensive LBAs are each associated with one of the LUNs. For example, alternating subsets may be associated with the respective LUNs (see, e.g., Figure 4). In certain embodiments, where host data associated with a command is translated such that the host data is assigned to more than one subset of the comprehensive LBAs, the control circuitry 330 may be configured to generate a plurality of data storage access commands, one for each of the subsets of LBAs associated with the translated host data addresses.

[0033] The data storage device 320 may comprise a single direct-attached storage device (DAS) that is viewed by the host device 310 as a plurality of drives. In certain embodiments, each of the LUNs of the non-volatile storage 340 may store a separate operating system (342, 347). For example, as shown, a first LUN 344 may include a first operating system 342 and a second LUN 346 may include a second operating system 347. In certain embodiments, the host manages the separate LUNs according to a JBOD scheme. Therefore, operating system A (342) and operating system B (347) may not operate on the same partition table. In certain embodiments,

each of the LUNs may be separately partitionable. Furthermore, each LUN may have its own independent boot record, as shown.

[0034] The host device 310 and/or control circuitry 330 may be configured to implement firmware that maps a first portion (e.g., approximately half) of the LBAs of the non-volatile storage to LUN A (344), and a second portion to LUN B (346). When dividing the LBAs of the non-volatile storage 340 among the LUNs, it may be desirable to implement a scheme that promotes similar performance with respect to each of the LUNs. For example, wherein the non-volatile storage comprises a disk storage module, it may be beneficial to substantially evenly distribute portions, or “chunks,” of the LBAs assigned to a first LUN and portions, or “chunks,” of the LBAs assigned to a second LUN. In certain embodiments, chunks of LBAs assigned to respective LUNs are approximately 1 Mb in size. However, chunks of any size or comprising any number of LBAs may be implemented in accordance with embodiments disclosed herein.

[0035] In certain embodiments, the host device 310 may boot from the data storage device 320 at least in part by loading either of the operating systems 342, 347. That is, in certain embodiments, it may not be necessary for the host device 310 to initially load a primary operating system prior to loading a secondary operating system. Because each of the operating systems 342, 347 may be loaded independently of one another, each of the LUN's 344, 346 may include a separate boot record (343, 348). During start-up, the host device system 310 may see two separate LUNs, as well as two separate boot records. Therefore, the host 310 may boot either of the operating systems independently of the other.

Interleaved Logical Addressing

[0036] Various assignment schemes may be implemented for dividing the comprehensive LBAs of a storage device (e.g., the storage device 320 of Figure 3). In certain embodiments, LBAs may advantageously be divided in such a manner as to promote similar performance between separate LUNs. For example, with respect to disk media, performance may be at least partially different with respect to physical addresses in a region near an outer diameter of the disk compared to physical addresses in a region near an inner diameter of the disk. Therefore, interleaved, alternating chunks of contiguous LBAs may be implemented to promote evenness of LUN representation across the media. For solid-state media, such uneven performance concerns may be less relevant, and therefore certain embodiments may simply assign a first-half portion of the comprehensive LBAs to a first LUN, and a second-half portion to a second LUN.

[0037] Figure 4 is a block diagram illustrating a comprehensive range of logical addresses of non-volatile storage in accordance with one or more embodiments. In the address division scheme of Figure 4, different subsets, or chunks, of contiguous LBAs of a comprehensive range of contiguous LBAs may be assigned to different LUNs. For example, in certain embodiments, alternating subsets of M contiguous LBAs may be assigned to different LUNs. For illustration purposes, the subset(s) associated with a first LUN, LUN A, are represented in the diagram of Figure 4 with a separate LBA sub-numbering scheme “LBA A_X” (“LUN-specific LBA#”), whereas the subset(s) associated with a second LUN, LUN B, are represented in the diagram with a separate LBA sub-numbering scheme “LBA B_X” (“LUN-specific LBA#”). The collective LBAs provide a comprehensive contiguous numbering scheme (“comprehensive LBA#”) across both LUN A and LUN B.

[0038] Although the subsets/chunks of Figure 4 are illustrated as having 4 LBAs each, the various subsets/chunks of the respective LUNs may have any number of LBAs, as desired. In an embodiment, a first half of the comprehensive LBAs of the storage may be associated with a first LUN, whereas a second half of the LBAs may be associated with the second LUN.

[0039] In the illustrated embodiments, alternating chunks are associated with the separate LUNs, respectively. The performance associated with servicing data access commands may be at least partly affected by the size of chunk used, as leap-

frogging of chunks for storing/reading data may be required with increased frequency as chunk size is reduced. Generally, a large enough chunk size may be selected such that the vast majority of data access commands may require access to only a single chunk. For example, chunk sizes may correspond to 64 kB, 512 kB, 1 MB, or other value.

[0040] The LBA division scheme implemented may determine how mapping from LUN-specific LBAs to comprehensive LBAs may be performed. In response to receiving a storage access command from a host including a LUN-specific LBA ("LBA") and an address range, embodiments disclosed herein provide for generating one or more translated storage access commands including one or more translated comprehensive LBAs ("TLBA"). Such translated command(s) may be provided to a storage device controller (e.g., SATA controller) associated with a non-volatile storage module. Such translation may be performed at least in part by a bridge controller.

[0041] In certain embodiments, generation of translated storage access command(s) may involve determining that the address range associated with a host command crosses a boundary of the alternating subsets of LBAs. As a specific reference example, with reference to the embodiments of Figure 4, where a LUN-specific LBA A18 is received in association with a host command and associated host data, if the data associated with the command, when stored in contiguous LUN-specific addresses, crosses over the chunk boundary that ends at comprehensive LBA# 35, LUN-specific LBA# A19, at least a first translated command may be generated to access the chunk 401 associated with comprehensive LBA# A18, as well as a second translated command to access the next chunk 402 associated with LUN A. The second translated command may specify the starting address of the chunk 402 (i.e., comprehensive LBA #40, LUN-specific LBA# A20). Additional translated command(s) may further be required when the host data spans across additional LUN-specific chunk boundaries. The translated storage access command(s) may be provided to non-volatile storage control circuitry configured to map the translated address(es) to physical address(es) and execute the command(s) in the non-volatile storage.

[0042] Determining whether the storage access command crosses a chunk boundary may be performed in any desirable or practical manner. For example, certain embodiments involve identifying a position of the translated LBA within the chunk associated with the LUN-specific LBA and determining whether an address range

associated with the command indicates overlap of a chunk boundary. In certain embodiments, a modulo operation is implemented on each of the LUN-specific LBA#'s or comprehensive LBA#'s associated with the host command using the number of LBAs per chunk ("M") as the divisor. The remainder of the modulo operation may indicate whether an LBA is at the beginning or end of a chunk, thereby possibly indicating chunk overlap. For example, if any address of the range of LBAs (LUN-specific or comprehensive), other than the first LBA of the command, is associated with a modulo remainder equal to zero, it may be determined that chunk overlap occurs, and therefore more than one translated storage access command may be necessary.

[0043] In certain embodiments, generating a second storage access command when multiple translated commands are necessary may involve identifying a first overlapping LBA within the address range that crosses the boundary of the first LUN-specific chunk associated with the host command, wherein the second storage access command includes a first LBA of the next LUN-specific chunk, data associated with the first overlapping LBA, and a tail address range that comprises a subset of the address range that overlaps the boundary of the first chunk.

[0044] Generating translated LBAs ("TLBAs") based on LUN-specific ("LBAs") provided in host commands may be based on the following equation in certain embodiments:

[0045]
$$TLBA = ((LBA / M) \times 2M) + (LBA \% M);$$

[0046] where 'M' represents the number of LBAs in a chunk, '/' is a quotient operator, and '%' is a modulo operator.

[0047] When the host storage access command is associated with a second LUN, or certain LUN of a plurality of LUNs, translated LBA calculation may require adding a positive or negative off-set value, such as an off-set value equal to the chunk size M. Therefore, in certain embodiments, generating translated LBAs (TLBAs) may be based on the following equation:

[0048]
$$TLBA = ((LBA / M) \times 2M) + (LBA \% M) + M; \text{ or}$$

[0049]
$$TLBA = ((LBA / M) \times 2M) + (LBA \% M) - M;$$

[0050] where '/' is a quotient operator and '%' is a modulo operator

[0051] Although certain embodiments are described herein in the context of division of logical addressing, it should be understood that the principles disclosed herein may also be applicable to division of physical addressing, wherein separate

subsets of physical addresses are assigned to separate LUNs for addressing/mapping purposes. Such division of physical addressing may be conceptually similar to the schemes disclosed herein for division of logical addresses. Any description herein of “logical” address(es) may be understood as being applicable to physical address(es), and vice versa. Furthermore, although certain embodiments are represented in the context of data storage being divided among two LUNs, it should be understood that the principles disclosed herein may be equally applicable in embodiments comprising more than two LUNs. For example, with respect to alternating subsets of logical (or physical) addresses, where more than two LUNs are represented in a data storage division as described herein, each of the represented LUNs may be alternately assigned to subsets of the comprehensive addressing scheme.

[0052] Figure 5 is a flow diagram illustrating a process 500 for managing data storage according to one or more embodiments. At block 502, the process 500 involves receiving a storage access request including an LBA. For example, such request may be received from a host coupled to a data storage device. At block 504, the process 500 involves mapping the LBA to a translated LBA based on a LUN identifier associated with the host command. For example, where the received LBA is associated with a first LUN, the LBA may be translated to a first-LUN-specific LBA.

[0053] At block 506, the process 500 involves mapping the translated LBA to a physical block address (PBA). At block 508, the process 500 involves accessing the map to PBA. As described in detail herein, the process 500 may allow for a relatively easy and/or reliable mechanism for booting multiple different operating systems substantially independently. In certain embodiments, the process 500 may be performed at least partially under the control of control circuitry of a data storage device.

Additional Embodiments

[0054] Those skilled in the art will appreciate that in some embodiments, other types of non-volatile storage division systems can be implemented while remaining within the scope of the present disclosure. In addition, the actual steps taken in the processes discussed herein may differ from those described or shown in the figures. Depending on the embodiment, certain of the steps described above may be removed, and/or others may be added.

[0055] While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of protection. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms. Furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the protection. For example, the various components illustrated in the figures may be implemented as software and/or firmware on a processor, application-specific integrated circuit (ASIC), field-programmable gate array (FPGA), or dedicated hardware. Also, the features and attributes of the specific embodiments disclosed above may be combined in different ways to form additional embodiments, all of which fall within the scope of the present disclosure. Although the present disclosure provides certain preferred embodiments and applications, other embodiments that are apparent to those of ordinary skill in the art, including embodiments which do not provide all of the features and advantages set forth herein, are also within the scope of this disclosure. Accordingly, the scope of the present disclosure is intended to be defined only by reference to the appended claims.

[0056] As used in this application, “non-volatile solid-state memory,” “non-volatile memory,” “NVM,” or variations thereof may refer to solid-state memory such as NAND flash. However, the systems and methods of this disclosure may also be useful in more conventional hard drives and hybrid drives including both solid-state and hard drive components. Solid-state memory may comprise a wide variety of technologies, such as flash integrated circuits, Phase Change Memory (PC-RAM or PRAM), Programmable Metallization Cell RAM (PMC-RAM or PMCM), Ovonic Unified Memory (OUM), Resistance RAM (RRAM), NAND memory, NOR memory, EEPROM, Ferroelectric Memory (FeRAM), MRAM, or other discrete NVM (non-volatile solid-state memory) chips. The non-volatile solid-state memory arrays or storage devices may be physically divided into planes, blocks, pages, and sectors, as is known in the art. Other forms of storage (e.g., battery backed-up volatile DRAM or SRAM devices, magnetic disk drives, etc.) may additionally or alternatively be used.

[0057] All of the processes described above may be embodied in, and fully automated via, software code modules executed by one or more general purpose or special purpose computers or processors. The code modules may be stored on any

type of computer-readable medium or other computer storage device or collection of storage devices. Some or all of the methods may alternatively be embodied in specialized computer hardware.

WHAT IS CLAIMED IS:

1. A data storage device comprising:
 - a non-volatile memory comprising a plurality of physical addresses (PBAs) storing data for a first logical unit number (LUN) and a second LUN;
 - controller circuitry configured to:
 - receive a storage access request from a host system, the storage access request including a logical address (LBA), an address range, and LUN identification information;
 - map the LBA to a translated LBA that is one of N contiguous comprehensive LBAs based on the LBA and the LUN identification information, the comprehensive LBAs being associated with both the first LUN and the second LUN;
 - map the translated LBA to one of the plurality of PBAs of the non-volatile memory; and
 - read from or write to at least the one of the plurality of PBAs;
 - wherein alternating subsets of M contiguous LBAs of the comprehensive LBAs are associated with the first LUN and the second LUN, respectively.
2. The data storage device of claim 1, wherein the non-volatile memory comprises magnetic disk memory.
3. The data storage device of claim 1, wherein the controller circuitry is further configured to maintain a first boot record in the first LUN and a second boot record in the second LUN.
4. The data storage device of claim 1, wherein M LBAs corresponds to approximately 1 MB of storage.
5. The data storage device of claim 1, wherein said reading from or writing to the physical address comprises:
 - determining that the address range crosses a boundary of the alternating subsets of LBAs;
 - generating a first storage access command for accessing a first of the alternating sets of LBAs associated with the LBA of the storage access request;

generating a second storage access command for accessing a second of the alternating sets of LBAs; and

providing the first and second storage access commands to additional control circuitry associated with the non-volatile memory using a data storage interface.

6. The data storage device of claim 5, wherein said determining that the address range crosses a boundary comprises performing a modulo operation on each of a plurality of LBAs associated with the storage access request and determining that at least one of the modulo operations returns a remainder equal to zero.

7. The data storage device of claim 5, wherein said generating the second storage access command comprises identifying a first overlapping LBA within the address range that crosses the boundary of the first of the alternating sets, wherein the second storage access command includes a first LBA of the second of the alternating sets, data associated with the first overlapping LBA, and a tail address range that comprises a subset of the address range that overlaps the boundary of the first of the alternating sets.

8. The data storage device of claim 1, wherein when the LUN identification information indicates that the storage access request is associated with the first LUN, said mapping the LBA to the translated LBA (TLBA) is based on the equation:

$$TLBA = ((LBA / M) \times 2M) + (LBA \% M);$$

where '/' is a quotient operator and '%' is a modulo operator.

9. The data storage device of claim 8, wherein when the LUN identification information indicates that the storage access request is associated with the second LUN, said mapping the LBA to the TLBA is based on the equation:

$$TLBA = ((LBA / M) \times 2M) + (LBA \% M) + M;$$

where '/' is a quotient operator and '%' is a modulo operator.

10. The data storage device of claim 1, wherein the first LUN has stored thereon a first operating system and the second LUN has stored thereon a second operating system, wherein each of the first and second operating systems may be booted to the host system independently from the other.

11. The data storage device of claim 1, wherein the host system is a mobile computing device, the data storage device is connected to the host system over a USB interface providing a 5V power supply, and the non-volatile memory comprises magnetic disk media.

12. The data storage device of claim 1, wherein the non-volatile memory comprises solid-state memory.

13. The data storage device of claim 1, wherein the data storage device is an external storage device connected to the host system over a physical interface port of the host system.

14. The data storage device of claim 1, wherein said mapping comprises adding an offset number of addresses when the LUN identification information indicates that the storage access command is associated with the second LUN.

15. The data storage device of claim 1, wherein the controller circuitry is further configured to manage the first and second LUNs according to a JBOD scheme.

16. The data storage device of claim 1, wherein the controller circuitry is further configured to allow access to the first LUN to the host system and limit access to the second LUN to host system.

17. A method of managing data in a data storage device, the method comprising:

maintaining data for a first logical unit number (LUN) and a second LUN in a non-volatile memory comprising a plurality of physical addresses;

receiving a storage access request from a host system, the storage access request including a logical address (LBA), an address range, and LUN identification information;

mapping the LBA to a translated LBA that is one of N contiguous comprehensive LBAs based on the LBA and the LUN identification information, the comprehensive LBAs being associated with both the first LUN and the second LUN;

mapping the translated LBA to one of the plurality of PBAs of the non-volatile memory; and

accessing at least the one of the plurality of physical address;
wherein alternating subsets of M contiguous LBAs of the comprehensive LBAs are associated with the first LUN and the second LUN, respectively.

18. The method of claim 17, wherein The data storage device of claim 1, wherein said accessing the physical address comprises:

determining that the address range crosses a boundary of the alternating subsets of LBAs;

generating a first storage access command for accessing a first of the alternating sets of LBAs associated with the LBA of the storage access request;

generating a second storage access command for accessing a second of the alternating sets of LBAs; and

providing the first and second storage access commands to additional control circuitry associated with the non-volatile memory using a data storage interface.

19. The method of claim 18, wherein said determining that the address range crosses a boundary comprises:

identifying a position of the translated LBA within the first of the alternating sets of LBAs; and

determining that the address range is greater than a range between the position of the translated LBA and a boundary of the first of the alternating sets of LBAs.

20. The method of claim 19, wherein said generating the second storage access command comprises identifying a first overlapping LBA within the address range that crosses the boundary of the first of the alternating sets, wherein the second storage access command includes a first LBA of the second of the alternating sets, data associated with the first overlapping LBA, and a tail address range that comprises a subset of the address range that overlaps the boundary of the first of the alternating sets.

21. The method of claim 17, wherein when the LUN identification information indicates that the storage access request is associated with the first LUN, said mapping the LBA to the translated LBA (TLBA) is based on the equation:

$$TLBA = ((LBA / M) \times 2M) + (LBA \% M);$$

where '/' is a quotient operator and '%' is a modulo operator.

22. The method of claim 21, wherein when the LUN identification information indicates that the storage access request is associated with the second LUN, said mapping the LBA to the TLBA is based on the equation:

$$TLBA = ((LBA / M) \times 2M) + (LBA \% M) + M;$$

where '/' is a quotient operator and '%' is a modulo operator.

23. The method of claim 17, further comprising:

booting a first operating system stored in the first LUN without booting a second operating system stored in the second LUN first; and

booting the second operating system without booting the first operating system.

1 / 4

FIG. 1






FIG. 2



2 / 4

**FIG. 3**

LUN A								LUN B							
LBA 0	LBA 1	LBA 2	LBA 3	LBA 4	LBA 5	LBA 6	LBA 7	LBA 8	LBA 9	LBA 10	LBA 11	LBA 12	LBA 13	LBA 14	LBA 15
LBA A0	LBA A1	LBA A2	LBA A3	LBA A4	LBA A5	LBA A6	LBA A7	LBA A8	LBA A9	LBA A10	LBA A11	LBA A12	LBA A13	LBA A14	LBA A15
LBA 16	LBA 17	LBA 18	LBA 19	LBA 20	LBA 21	LBA 22	LBA 23	LBA 24	LBA 25	LBA 26	LBA 27	LBA 28	LBA 29	LBA 30	LBA 31
LBA A16	LBA A17	LBA A18	LBA A19	LBA A20	LBA A21	LBA A22	LBA A23	LBA A24	LBA A25	LBA A26	LBA A27	LBA A28	LBA A29	LBA A30	LBA A31
LBA 32	LBA 33	LBA 34	LBA 35	LBA 36	LBA 37	LBA 38	LBA 39	LBA 40	LBA 41	LBA 42	LBA 43	LBA 44	LBA 45	LBA 46	LBA 47
LBA A32	LBA A33	LBA A34	LBA A35	LBA A36	LBA A37	LBA A38	LBA A39	LBA A40	LBA A41	LBA A42	LBA A43	LBA A44	LBA A45	LBA A46	LBA A47

COMPREHENSIVE LBA#:


LUN-SPECIFIC LBA#:

401

402

FIG. 4

4 / 4

**FIG. 5**

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2016/057713**A. CLASSIFICATION OF SUBJECT MATTER****G06F 12/02(2006.01)i, G06F 12/10(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G06F 12/02; G06F 12/10; G06F 17/30; G06F 12/00; G06F 12/08

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: mapping, translated LBA (logical block address), PBA (physical block address), modulo, LUN (logical unit number), subset

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2007-0204128 A1 (CHARLES C. LEE et al.) 30 August 2007 See paragraphs [0038], [0040], [0042], [0047], [0080]-[0082], [0085]; claims 1, 12; and figures 2, 8B.	1-4, 11-15, 17
Y		5-10, 16, 18-23
Y	US 2014-0281312 A1 (SKYERA, INC.) 18 September 2014 See paragraphs [0070]-[0071]; and figure 6.	5-9, 18-22
Y	US 2013-0179626 A1 (CHING-WEN CHANG et al.) 11 July 2013 See paragraph [0046]; and figure 2.	10, 16, 23
A	US 2006-0064568 A1 (PAK-LUNG SETO et al.) 23 March 2006 See paragraphs [0025]-[0033]; and figures 3-4.	1-23
A	WO 2007-149563 A2 (ZETERA CORPORATION) 27 December 2007 See page 8, line 7 - page 9, line 17; and figures 2-3.	1-23



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

02 February 2017 (02.02.2017)

Date of mailing of the international search report

02 February 2017 (02.02.2017)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea



Facsimile No. +82-42-481-8578

Authorized officer

CHIN, Sang Bum

Telephone No. +82-42-481-8398



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/057713

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2007-0204128 A1	30/08/2007	CN 100487678 C	13/05/2009
		CN 100501702 C	17/06/2009
		CN 101097551 A	02/01/2008
		CN 101118783 A	06/02/2008
		CN 101122865 A	13/02/2008
		CN 101122865 B	14/07/2010
		CN 101122887 A	13/02/2008
		CN 101398764 A	01/04/2009
		CN 101398785 A	01/04/2009
		CN 101399075 A	01/04/2009
		CN 101399076 A	01/04/2009
		CN 101403997 A	08/04/2009
		CN 101409111 A	15/04/2009
		CN 101425324 A	06/05/2009
		CN 101630375 A	20/01/2010
		CN 101644995 A	10/02/2010
		CN 101644995 B	28/12/2011
		CN 101727976 A	09/06/2010
		CN 101727976 B	19/09/2012
		CN 101923512 A	22/12/2010
		CN 101923512 B	20/03/2013
		CN 102469715 A	23/05/2012
		CN 2859750 Y	17/01/2007
		CN 2886681 Y	04/04/2007
		JP 2001-005945 A	12/01/2001
		JP 2001-118046 A	27/04/2001
		JP 3274433 B2	15/04/2002
		JP 3338417 B2	28/10/2002
		TW 200813713 A	16/03/2008
		TW 200842887 A	01/11/2008
		TW 200915080 A	01/04/2009
		TW 200917017 A	16/04/2009
		TW 200917256 A	16/04/2009
		TW 200926394 A	16/06/2009
		TW 201005652 A	01/02/2010
		TW I351096 B	21/10/2011
		TW I351599 B	01/11/2011
		TW I351605 B	01/11/2011
		US 2003-0061474 A1	27/03/2003
		US 2004-0236980 A1	25/11/2004
		US 2005-0055481 A1	10/03/2005
		US 2005-0059273 A1	17/03/2005
		US 2005-0059301 A1	17/03/2005
		US 2005-0070138 A1	31/03/2005
		US 2005-0085129 A1	21/04/2005
		US 2005-0085133 A1	21/04/2005
		US 2005-0114587 A1	26/05/2005
		US 2005-0120146 A1	02/06/2005
		US 2005-0120157 A1	02/06/2005

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/057713

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 2005-0120163 A1	02/06/2005
		US 2005-0127735 A1	16/06/2005
		US 2005-0138288 A1	23/06/2005
		US 2005-0156333 A1	21/07/2005
		US 2005-0160213 A1	21/07/2005
		US 2005-0160218 A1	21/07/2005
		US 2005-0164532 A1	28/07/2005
		US 2005-0181645 A1	18/08/2005
		US 2005-0182881 A1	18/08/2005
		US 2005-0193161 A1	01/09/2005
		US 2005-0193162 A1	01/09/2005
		US 2005-0197017 A1	08/09/2005
		US 2005-0201148 A1	15/09/2005
		US 2005-0204187 A1	15/09/2005
		US 2005-0223158 A1	06/10/2005
		US 2006-0002096 A1	05/01/2006
		US 2006-0030080 A1	09/02/2006
		US 2006-0067054 A1	30/03/2006
		US 2006-0075395 A1	06/04/2006
		US 2006-0161725 A1	20/07/2006
		US 2006-0286865 A1	21/12/2006
		US 2006-0294272 A1	28/12/2006
		US 2007-0076387 A1	05/04/2007
		US 2007-0079043 A1	05/04/2007
		US 2007-0118688 A1	24/05/2007
		US 2007-0130414 A1	07/06/2007
		US 2007-0130436 A1	07/06/2007
		US 2007-0143509 A1	21/06/2007
		US 2007-0147157 A1	28/06/2007
		US 2007-0150963 A1	28/06/2007
		US 2007-0156587 A1	05/07/2007
		US 2007-0168614 A1	19/07/2007
		US 2007-0178769 A1	02/08/2007
		US 2007-0180264 A1	02/08/2007
		US 2007-0183209 A1	09/08/2007
		US 2007-0184685 A1	09/08/2007
		US 2007-0184719 A1	09/08/2007
		US 2007-0197101 A1	23/08/2007
		US 2007-0198856 A1	23/08/2007
		US 2007-0201274 A1	30/08/2007
		US 2007-0204206 A1	30/08/2007
		US 2007-0233955 A1	04/10/2007
		US 2007-0250564 A1	25/10/2007
		US 2007-0255891 A1	01/11/2007
		US 2007-0262155 A1	15/11/2007
		US 2007-0268754 A1	22/11/2007
		US 2007-0274032 A1	29/11/2007
		US 2007-0276987 A1	29/11/2007
		US 2007-0276988 A1	29/11/2007
		US 2007-0283428 A1	06/12/2007

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/057713

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 2007-0292009 A1	20/12/2007
		US 2007-0293088 A1	20/12/2007
		US 2007-0300028 A1	27/12/2007
		US 2007-0300029 A1	27/12/2007
		US 2007-0300030 A1	27/12/2007
		US 2008-0003882 A1	03/01/2008
		US 2008-0003883 A1	03/01/2008
		US 2008-0005471 A1	03/01/2008
		US 2008-0005580 A1	03/01/2008
		US 2008-0005581 A1	03/01/2008
		US 2008-0005582 A1	03/01/2008
		US 2008-0005583 A1	03/01/2008
		US 2008-0005584 A1	03/01/2008
		US 2008-0005585 A1	03/01/2008
		US 2008-0006927 A1	10/01/2008
		US 2008-0010465 A1	10/01/2008
		US 2008-0011860 A1	17/01/2008
		US 2008-0014771 A1	17/01/2008
		US 2008-0016269 A1	17/01/2008
		US 2008-0020641 A1	24/01/2008
		US 2008-0032561 A1	07/02/2008
		US 2008-0034153 A1	07/02/2008
		US 2008-0034154 A1	07/02/2008
		US 2008-0037308 A1	14/02/2008
		US 2008-0037321 A1	14/02/2008
		US 2008-0038877 A1	14/02/2008
		US 2008-0040598 A1	14/02/2008
		US 2008-0041966 A1	21/02/2008
		US 2008-0046608 A1	21/02/2008
		US 2008-0046633 A1	21/02/2008
		US 2008-0046634 A1	21/02/2008
		US 2008-0046635 A1	21/02/2008
		US 2008-0052439 A1	28/02/2008
		US 2008-0052452 A1	28/02/2008
		US 2008-0052507 A1	28/02/2008
		US 2008-0059680 A1	06/03/2008
		US 2008-0064271 A1	13/03/2008
		US 2008-0065788 A1	13/03/2008
		US 2008-0065794 A1	13/03/2008
		US 2008-0065796 A1	13/03/2008
		US 2008-0067248 A1	20/03/2008
		US 2008-0071931 A1	20/03/2008
		US 2008-0071963 A1	20/03/2008
		US 2008-0071973 A1	20/03/2008
		US 2008-0071974 A1	20/03/2008
		US 2008-0071975 A1	20/03/2008
		US 2008-0071976 A1	20/03/2008
		US 2008-0071977 A1	20/03/2008
		US 2008-0071978 A1	20/03/2008
		US 2008-0082736 A1	03/04/2008

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/057713

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 2008-0082813 A1	03/04/2008
		US 2008-0086631 A1	10/04/2008
		US 2008-0089020 A1	17/04/2008
		US 2008-0093720 A1	24/04/2008
		US 2008-0094807 A1	24/04/2008
		US 2008-0098164 A1	24/04/2008
		US 2008-0145968 A1	19/06/2008
		US 2008-0147964 A1	19/06/2008
		US 2008-0147968 A1	19/06/2008
		US 2008-0151487 A1	26/06/2008
		US 2008-0160802 A1	03/07/2008
		US 2008-0177922 A1	24/07/2008
		US 2008-0185694 A1	07/08/2008
		US 2008-0189486 A1	07/08/2008
		US 2008-0191030 A1	14/08/2008
		US 2008-0192425 A1	14/08/2008
		US 2008-0192928 A1	14/08/2008
		US 2008-0195798 A1	14/08/2008
		US 2008-0195817 A1	14/08/2008
		US 2008-0198545 A1	21/08/2008
		US 2008-0201622 A1	21/08/2008
		US 2008-0209112 A1	28/08/2008
		US 2008-0209114 A1	28/08/2008
		US 2008-0212297 A1	04/09/2008
		US 2008-0215800 A1	04/09/2008
		US 2008-0215802 A1	04/09/2008
		US 2008-0218799 A1	11/09/2008
		US 2008-0228984 A1	18/09/2008
		US 2008-0232060 A1	25/09/2008
		US 2008-0233798 A1	25/09/2008
		US 2008-0235443 A1	25/09/2008
		US 2008-0235939 A1	02/10/2008
		US 2008-0248692 A1	09/10/2008
		US 2008-0250195 A1	09/10/2008
		US 2008-0256287 A1	16/10/2008
		US 2008-0256352 A1	16/10/2008
		US 2008-0261449 A1	23/10/2008
		US 2008-0261450 A1	23/10/2008
		US 2008-0266816 A1	30/10/2008
		US 2008-0266991 A1	30/10/2008
		US 2008-0270811 A1	30/10/2008
		US 2008-0276099 A1	06/11/2008
		US 2008-0278902 A1	13/11/2008
		US 2008-0278903 A1	13/11/2008
		US 2008-0280490 A1	13/11/2008
		US 2008-0285334 A1	20/11/2008
		US 2008-0286990 A1	20/11/2008
		US 2008-0298120 A1	04/12/2008
		US 2008-0320209 A1	25/12/2008
		US 2008-0320214 A1	25/12/2008

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/057713

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 2009-0037652 A1	05/02/2009
		US 2009-0049222 A1	19/02/2009
		US 2009-0062935 A1	05/03/2009
		US 2009-0113121 A1	30/04/2009
		US 2009-0177835 A1	09/07/2009
		US 2009-0190277 A1	30/07/2009
		US 2009-0193184 A1	30/07/2009
		US 2009-0203168 A1	13/08/2009
		US 2009-0204732 A1	13/08/2009
		US 2009-0204872 A1	13/08/2009
		US 2009-0240865 A1	24/09/2009
		US 2009-0240873 A1	24/09/2009
		US 2009-0258516 A1	15/10/2009
		US 2009-0275224 A1	05/11/2009
		US 2009-0316368 A1	24/12/2009
		US 2010-0000655 A1	07/01/2010
		US 2010-0023682 A1	28/01/2010
		US 2010-0027329 A1	04/02/2010
		US 2010-0030961 A9	04/02/2010
		US 2010-0039225 A1	18/02/2010
		US 2010-0049878 A1	25/02/2010
		US 2010-0075517 A1	25/03/2010
		US 2010-0082892 A1	01/04/2010
		US 2010-0082893 A1	01/04/2010
		US 2010-0105251 A1	29/04/2010
		US 2010-0110647 A1	06/05/2010
		US 2010-0122021 A1	13/05/2010
		US 2010-0146256 A1	10/06/2010
		US 2010-0185808 A1	22/07/2010
		US 2010-0248512 A1	30/09/2010
		US 2010-0275037 A1	28/10/2010
		US 2010-0281209 A1	04/11/2010
		US 2010-0312933 A1	09/12/2010
		US 2011-0003514 A1	06/01/2011
		US 2011-0016267 A1	20/01/2011
		US 2011-0029723 A1	03/02/2011
		US 2011-0059636 A1	10/03/2011
		US 2011-0066837 A1	17/03/2011
		US 2011-0066920 A1	17/03/2011
		US 2011-0093653 A1	21/04/2011
		US 6547130 B1	15/04/2003
		US 6854984 B1	15/02/2005
		US 6874044 B1	29/03/2005
		US 7004794 B2	28/02/2006
		US 7021971 B2	04/04/2006
		US 7035110 B1	25/04/2006
		US 7044802 B2	16/05/2006
		US 7069369 B2	27/06/2006
		US 7073010 B2	04/07/2006
		US 7082056 B2	25/07/2006

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/057713

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 7094074 B2	22/08/2006
		US 7095617 B1	22/08/2006
		US 7103684 B2	05/09/2006
		US 7103765 B2	05/09/2006
		US 7104848 B1	12/09/2006
		US 7108560 B1	19/09/2006
		US 7125287 B1	24/10/2006
		US 7130958 B2	31/10/2006
		US 7174628 B1	13/02/2007
		US 7182646 B1	27/02/2007
		US 7186147 B1	06/03/2007
		US 7215551 B2	08/05/2007
		US 7243185 B2	10/07/2007
		US 7249978 B1	31/07/2007
		US 7257714 B1	14/08/2007
		US 7259967 B2	21/08/2007
		US 7264992 B2	04/09/2007
		US 7269004 B1	11/09/2007
		US 7296345 B1	20/11/2007
		US 7297024 B2	20/11/2007
		US 7299316 B2	20/11/2007
		US 7301776 B1	27/11/2007
		US 7318117 B2	08/01/2008
		US 7333364 B2	19/02/2008
		US 7347736 B2	25/03/2008
		US 7365985 B1	29/04/2008
		US 7383362 B2	03/06/2008
		US 7394661 B2	01/07/2008
		US 7407393 B2	05/08/2008
		US 7420803 B2	02/09/2008
		US 7427217 B2	23/09/2008
		US 7428605 B2	23/09/2008
		US 7438562 B2	21/10/2008
		US 7440286 B2	21/10/2008
		US 7440287 B1	21/10/2008
		US 7447037 B2	04/11/2008
		US 7457897 B1	25/11/2008
		US 7466556 B2	16/12/2008
		US 7467290 B2	16/12/2008
		US 7471556 B2	30/12/2008
		US 7475174 B2	06/01/2009
		US 7476105 B2	13/01/2009
		US 7479039 B2	20/01/2009
		US 7483329 B2	27/01/2009
		US 7507119 B2	24/03/2009
		US 7517231 B2	14/04/2009
		US 7517252 B2	14/04/2009
		US 7524198 B2	28/04/2009
		US 7535088 B2	19/05/2009
		US 7544073 B2	09/06/2009

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/057713

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 7547218 B2	16/06/2009
		US 7552251 B2	23/06/2009
		US 7576990 B2	18/08/2009
		US 7606111 B2	20/10/2009
		US 7609523 B1	27/10/2009
		US 7610438 B2	27/10/2009
		US 7620769 B2	17/11/2009
		US 7628622 B2	08/12/2009
		US 7631195 B1	08/12/2009
		US 7643334 B1	05/01/2010
		US 7649742 B2	19/01/2010
		US 7649743 B2	19/01/2010
		US 7657692 B2	02/02/2010
		US 7660938 B1	09/02/2010
		US 7660941 B2	09/02/2010
		US 7664902 B1	16/02/2010
		US 7673080 B1	02/03/2010
		US 7676640 B2	09/03/2010
		US 7680977 B2	16/03/2010
		US 7690030 B1	30/03/2010
		US 7690031 B2	30/03/2010
		US 7702831 B2	20/04/2010
		US 7702984 B1	20/04/2010
		US 7707321 B2	27/04/2010
		US 7707354 B2	27/04/2010
		US 7708570 B2	04/05/2010
		US 7740493 B2	22/06/2010
		US 7744387 B2	29/06/2010
		US 7761653 B2	20/07/2010
		US 7768785 B2	03/08/2010
		US 7768789 B2	03/08/2010
		US 7769944 B2	03/08/2010
		US 7771215 B1	10/08/2010
		US 7788553 B2	31/08/2010
		US 7789680 B2	07/09/2010
		US 7795714 B2	14/09/2010
		US 7802155 B2	21/09/2010
		US 7804163 B2	28/09/2010
		US 7806705 B2	05/10/2010
		US 7809862 B2	05/10/2010
		US 7814337 B2	12/10/2010
		US 7818492 B2	19/10/2010
		US 7827348 B2	02/11/2010
		US 7830666 B2	09/11/2010
		US 7836236 B2	16/11/2010
		US 7844763 B2	30/11/2010
		US 7849242 B2	07/12/2010
		US 7850082 B1	14/12/2010
		US 7850468 B2	14/12/2010
		US 7855099 B2	21/12/2010

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/057713

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 7861312 B2	28/12/2010
		US 7865630 B2	04/01/2011
		US 7865809 B1	04/01/2011
		US 7866562 B2	11/01/2011
		US 7869218 B2	11/01/2011
		US 7869219 B2	11/01/2011
		US 7872871 B2	18/01/2011
		US 7872873 B2	18/01/2011
		US 7873837 B1	18/01/2011
		US 7873885 B1	18/01/2011
		US 7874067 B1	25/01/2011
		US 7877542 B2	25/01/2011
		US 7878852 B2	01/02/2011
		US 7886108 B2	08/02/2011
		US 7889544 B2	15/02/2011
		US 7890846 B2	15/02/2011
		US 7930531 B2	19/04/2011
		US 7934037 B2	26/04/2011
		US 7934074 B2	26/04/2011
		US 7941916 B1	17/05/2011
		US 7944702 B2	17/05/2011
		US 7944703 B2	17/05/2011
		US 7953931 B2	31/05/2011
		US 7962836 B1	14/06/2011
		US 7965546 B2	21/06/2011
		US 7966429 B2	21/06/2011
		US 7966462 B2	21/06/2011
		US 7984303 B1	19/07/2011
		US 7987006 B2	26/07/2011
		US 8014130 B1	06/09/2011
		US 8015348 B2	06/09/2011
		US 8021166 B1	20/09/2011
		US 8037234 B2	11/10/2011
		US 8043099 B1	25/10/2011
		US 8060670 B2	15/11/2011
		US 8073985 B1	06/12/2011
		US 8078794 B2	13/12/2011
		US 8095971 B2	10/01/2012
		US 8102658 B2	24/01/2012
		US 8102662 B2	24/01/2012
		US 8108590 B2	31/01/2012
		US 8112574 B2	07/02/2012
		US 8116083 B2	14/02/2012
		US 8141240 B2	27/03/2012
		US 8166221 B2	24/04/2012
		US 8171204 B2	01/05/2012
		US 8180931 B2	15/05/2012
		US 8200862 B2	12/06/2012
		US 8241047 B2	14/08/2012
		US 8254134 B2	28/08/2012

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/057713

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 8262416 B2	11/09/2012
		US 8266367 B2	11/09/2012
		US 8296467 B2	23/10/2012
		US 8341332 B2	25/12/2012
		US 8452912 B2	28/05/2013
US 2014-0281312 A1	18/09/2014	US 2014-0280356 A1	18/09/2014
		US 2014-0281216 A1	18/09/2014
		US 2014-0281313 A1	18/09/2014
		US 2014-0281359 A1	18/09/2014
		US 2014-0281360 A1	18/09/2014
		WO 2014-144384 A1	18/09/2014
		WO 2014-144449 A1	18/09/2014
US 2013-0179626 A1	11/07/2013	TW 201329712 A	16/07/2013
		TW 1454912 B	01/10/2014
		US 8769243 B2	01/07/2014
US 2006-0064568 A1	23/03/2006	US 7774575 B2	10/08/2010
WO 2007-149563 A2	27/12/2007	AT 508414 T	15/05/2011
		CA 2657221 A1	27/12/2007
		CA 2657221 C	20/11/2012
		CN 101506779 A	12/08/2009
		CN 101506779 B	04/01/2012
		EP 2035933 A2	18/03/2009
		EP 2035933 A4	08/07/2009
		EP 2035933 B1	04/05/2011
		JP 2009-541854 A	26/11/2009
		JP 5027877 B2	19/09/2012
		KR 10-1053967 B1	04/08/2011
		KR 10-2009-0026342 A	12/03/2009
		US 2007-0043771 A1	22/02/2007
		US 2007-0168396 A1	19/07/2007
		US 7743214 B2	22/06/2010
		US 8819092 B2	26/08/2014
		WO 2007-021289 A1	22/02/2007
		WO 2007-149563 A3	14/08/2008