#### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

## (19) World Intellectual Property Organization

International Bureau



# 

## (10) International Publication Number WO 2010/062334 A1

#### (43) International Publication Date 3 June 2010 (03.06.2010)

- (51) International Patent Classification: H01L 23/00 (2006.01)
- (21) International Application Number:

PCT/US2009/005838

(22) International Filing Date:

28 October 2009 (28.10.2009)

(25) Filing Language:

English

(26) Publication Language:

English

US

(30) Priority Data:

12/259,357 28 October 2008 (28.10.2008)

(71) Applicant (for all designated States except US): GLOB-ALFOUNDRIES INC. [US/--]; Maple Corporate Services Limited, P.O. Box 309, Ugland House, Grand Cayman, KY1-1104 (KY).

- (72) Inventors: and
- Inventors/Applicants (for US only): RYAN, E., Todd [US/US]; 9 Shale Drive, Wappingers Falls, NY 12590 (US). SCHUEHRER, Holger [DE/DE]; Anton-graff Str. 15, 01309 Dresden (DE). RHEE, Seung-Hyun [KR/US]; 3 Mountain View Knolls Drive #N, Fishkill, NY 12524 (US).
- (74) Agent: DRAKE, Paul, S.; Globalfoundries Inc., 5113 Southwest Parkway, Suite 300, Mail Stop 563, Austin, TX 78735 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI,

[Continued on next page]

#### (54) Title: METHOD AND APPARATUS FOR REDUCING SEMICONDUCTOR PACKAGE TENSILE STRESS




FIG.3

conductor die. The semiconductor die is coupled electrically and physically to the package substrate and includes a stress relieving layer incorporated therein. The stress relieving layer has a predetermined structure and a predetermined location within the semiconductor die for reducing tensile stress of the semiconductor package during heating and cooling of the semiconductor package.

(57) Abstract: A semiconductor package is provided having reduced tensile stress. The semiconductor package includes a package substrate and a semi-

WO 2010/062334 A1

# 

- NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE,

ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### **Published**

— with international search report (Art. 21(3))

# METHOD AND APPARATUS FOR REDUCING SEMICONDUCTOR PACKAGE TENSILE STRESS

#### FIELD OF THE INVENTION

5 [0001] The present invention generally relates to semiconductor packaging, and more particularly relates to semiconductor packaging techniques for reducing undesirable tensile stress on the semiconductor die.

#### BACKGROUND OF THE INVENTION

[0002] Conventional packaging techniques call for attaching a semiconductor die to a package substrate. However, the Coefficient of Thermal Expansion (CTE) of the package substrate, such as an organic substrate, is typically larger than the CTE of the silicon wafer of the semiconductor die. This CTE mismatch between the package substrate and the semiconductor die causes bending or bowing of the semiconductor die when the semiconductor package cools after heating to cure an epoxy adhering the semiconductor die to the package substrate. Thus, after cooling to ambient room temperature, the semiconductor package is in tensile stress. This tensile stress can cause cracking, interface delamination or other failures in copper interconnect layers of the semiconductor die. Also, where low dielectric constant (low-k) materials are used for insulation of interconnects, such low-k materials require porosity. Adding porosity, however, greatly reduces the mechanical strength of the low-k material, making it susceptible to cracking and delamination under the tensile stress induced by CTE mismatch in the semiconductor package.

[0003] Accordingly, it is desirable to provide a semiconductor die and method for fabricating such semiconductor die which reduces the tensile stress on the semiconductor die during packaging and when packaged, particularly tensile stress induced by CTE mismatch of the semiconductor die with package substrates such as an organic substrate. Furthermore, other desirable features and characteristics of the present invention will become apparent from the subsequent detailed description of the invention and the appended claims, taken in conjunction with the accompanying drawings and this background of the invention.

30

10

15

20

25

#### BRIEF SUMMARY OF THE INVENTION

[0004] A method is provided for fabricating a semiconductor package with reduced tensile stress. The method includes the steps of fabricating a semiconductor die having a stress relieving layer integrally formed therewith and attaching the semiconductor die to a package

substrate with an epoxy to form the semiconductor package. The semiconductor package is then heated to adhere the semiconductor die to the package substrate and cure the epoxy. Thereafter, the semiconductor package is cooled. The stress relieving layer has a predetermined structure and a predetermined location within the semiconductor die for reducing the tensile stress of the semiconductor package during the steps of heating and cooling the semiconductor package.

5

10

15

25

30

[0005] A semiconductor package is provided having reduced tensile stress. The semiconductor package includes a package substrate and a semiconductor die. The semiconductor die is coupled electrically and physically to the package substrate and includes a stress relieving layer incorporated therein. The stress relieving layer has a predetermined structure and a predetermined location within the semiconductor die for reducing tensile stress of the semiconductor package during heating and cooling of the semiconductor package.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0006] The present invention will hereinafter be described in conjunction with the following drawing figures, wherein like numerals denote like elements, and

[0007] FIG. 1, comprising FIGs. 1A and 1B, depict a cross-sectional view illustrating a conventional semiconductor package during fabrication of the package;

20 [0008] FIG. 2, comprising FIGs. 2A and 2B, depict a cross-sectional view illustrating a semiconductor die in accordance with an embodiment of the present invention;

[0009] FIG. 3 is a flow diagram of the fabrication process of the semiconductor package of FIG. 2 in accordance with the embodiment of the present invention;

[0010] FIG. 4, comprising FIGs. 4A and 4B, depict a cross-sectional view illustrating a semiconductor die in accordance with an alternate embodiment of the present invention; and [0011] FIG. 5 is a flow diagram of the fabrication process of the semiconductor package of FIG. 4 in accordance with the alternate embodiment of the present invention.

#### DETAILED DESCRIPTION OF THE INVENTION

[0012] The following detailed description of the invention is merely exemplary in nature and is not intended to limit the invention or the application and uses of the invention. Furthermore, there is no intention to be bound by any theory presented in the preceding background of the invention or the following detailed description of the invention.

[0013] Referring to FIG. 1, comprising FIGs. 1A and 1B, a conventional semiconductor package 100 includes a semiconductor die 110 and a package substrate 120. An epoxy 130 is typically introduced under capillary action into a space between the semiconductor die 110 and the package substrate 120. The epoxy acts to bond the semiconductor die 110 to the package substrate 120. FIGs. 1A and 1B depict the semiconductor package 100 at two different steps during fabrication of the semiconductor package 100.

5

10

15

20

25

30

[0014] At the step of fabrication of the semiconductor package 100 shown in FIG. 1A, the semiconductor package 100 is heated to a high temperature to cure the epoxy 130 for attachment of the semiconductor die 110 to the package substrate 120. The high temperature causes the epoxy 130 to adhere the semiconductor die 110 to the package substrate 120. The step of curing the epoxy involves elevating the temperature of the semiconductor package 108 to the high temperature, typically approximately two hundred degrees Centigrade (200°C), for a specific period of time. Once the curing procedure is complete, the semiconductor package is then cooled to ambient room temperature (approximately 25°C).

[0015] FIG. 1B illustrates the semiconductor package 100 after being cured and cooled to ambient room temperature. Since the Coefficient of Thermal Expansion (CTE) of the package substrate 120 is typically greater than the CTE of the semiconductor die 110, the package substrate 120 tends to reduce in size during cooling at a much faster rate than the semiconductor die 110. This causes the semiconductor package 100 to warp in a manner that results in a bowing or bending of the semiconductor die 110.

[0016] Bending or bowing of the semiconductor die 110 is problematic, in that it induces greater stresses along a side 115 of the semiconductor die 110 that attaches to the package substrate 120. Since stress concentrations along edges of the side 115 of the semiconductor die 110 become particularly high, bending of the semiconductor die 110 causes cracks to develop and propagate through the semiconductor die 110. Propagation of these defects can cause severe damage to the semiconductor die 110, and can eventually result in damage to circuitry of the semiconductor die 110, such as damage to copper interconnect layers of the semiconductor die 110 or low dielectric constant (low-k) materials in the semiconductor die 110, possibly resulting in electrical failure of active circuitry of the semiconductor die 110.

[0017] The difference in the CTE of the semiconductor die 110 and the package substrate 120 also produces tensile stress and other stresses (e.g., sheer stresses) that act upon the semiconductor package 100, particularly on the epoxy interface 130 that joins the package substrate 120 to the semiconductor die 110. These stresses tend to delaminate the epoxy

3

material 130 from the semiconductor die 110, particularly at the edges of the side 115 of the semiconductor die 110 where higher stress concentrations reside.

[0018] Referring to FIG 2, comprising FIGs. 2A and 2B, a semiconductor package 200 in accordance with an embodiment of the present invention is depicted at two steps of fabrication of the semiconductor package 200, where FIG. 2A depicts the semiconductor package 200 when heated for curing of the epoxy 130 and FIG. 2B depicts the semiconductor package 200 after subsequent cooling of the semiconductor package 200 to ambient room temperature.

5

10

15

20

25

30

[0019] In accordance with the present embodiment, after fabrication of the semiconductor device structures of the semiconductor die 210, a stress relieving layer 220 is formed proximate to a side 225 of the semiconductor die 210 opposite a side 215 of the semiconductor die 210 that is physically coupled to the package substrate 120 by the epoxy 130. In addition to being physically coupled to the package substrate 120, the semiconductor die 210 is electrically coupled to the package substrate 120 by soldering connections (e.g., soldering controlled collapse chip connect (C4) solder connections on the side 215 of the semiconductor die 210 to contact pads on the package substrate 120).

[0020] Both the location and a CTE value of the stress relieving layer 220 is predetermined to reduce tensile stress of the semiconductor package 200 during heating and cooling thereof. The stress relieving layer is located on the side 225 of the semiconductor die 210. The CTE value of the stress relieving layer 220 is predetermined by the structure thereof, which is defined by the material of the stress relieving layer 220 and the thickness of the stress relieving layer 220. The material of the stress relieving layer 220 is typically an insulative material such as silicon nitride. The thickness of the stress relieving layer 220 within a CTE range such that the CTE value of the stress relieving layer 220 is greater than a CTE value of the package substrate 120.

[0021] Therefore, as seen in FIG. 2B, as the semiconductor package 200 cools to ambient room temperature, both the package substrate 120 and the stress relieving layer 220 attempt to shrink. In this manner, the predetermined structure of the stress relieving layer 220 reduces wafer bowing of the semiconductor die 210 by counteracting the tendency of the package substrate 120 to warp the semiconductor package 200 by bowing or bending the semiconductor die 210, thereby reducing tensile stress of the semiconductor package 200.

[0022] Referring to FIG. 3, a flow diagram 300 of an exemplary fabrication process of the semiconductor package 200 in accordance with the present embodiment is depicted. Initially,

semiconductor device structures are fabricated 302 on a semiconductor wafer including the semiconductor die 210. The semiconductor device structures may include transistors, memory cells or any such structures and these semiconductor device structures are fabricated 302 in any one of the multitude of semiconductor fabrication techniques known to those skilled in the art.

5

10

15

20

25

30

[0023] Once the semiconductor device structures are fabricated 302 on the wafer, the stress relieving layer 220 is formed 304 on the semiconductor wafer by deposition of an insulative material such as chemical vapor deposition (CVD) of silicon nitride to the underside of the semiconductor wafer underneath the silicon substrate of the bottommost semiconductor device structures fabricated within the semiconductor wafer. Thus, the deposition step 304 forms a silicon-on-insulator (SOI) structure known to those skilled in the art. As set out above, the deposition step 304 is controlled by varying the flow rate and the time of deposition to form the stress relieving layer 220 having a predetermined thickness in order to define the CTE value of the stress relieving layer 220 within the predetermined CTE range (i.e., greater than the CTE value of the package substrate 120).

[0024] The fabrication of the semiconductor wafer is thus finished and the wafer is sliced 306 into a plurality of semiconductor dice, including the semiconductor die 210. Next, the package substrate 120 is provided 308 and the semiconductor die 210 is attached 310 to the package substrate 120 with an epoxy. Electrical coupling of the semiconductor die 210 to the package substrate 120 could be any one of several techniques known to those skilled in the art. One such technique includes the steps of providing C4 solder connections on the semiconductor die 210, placing the semiconductor die 210 in contact with the package substrate such that the C4 solder connections are in contact with conductive contact pads on the package substrate 120, and introducing the epoxy under capillary action into a space between the semiconductor die 210 and the package substrate 120.

[0025] The semiconductor package 200 is heated 312 to a sufficient high temperature (such as 200°C) to reflow the solder and cure the epoxy for electrically and physically connecting the semiconductor die 210 to the package substrate 120. After heating 312 for a sufficient time, the semiconductor package 200 is cooled 314 to ambient room temperature to solidify the solder connections and complete curing of the epoxy. In accordance with the present embodiment, the stress relieving layer 220 having the predetermined CTE value within a CTE range greater than the CTE of the package substrate 120 reduces the tensile stress of the semiconductor package 200 at room temperature by offsetting the tendency of the package substrate 120 and semiconductor die 410 to bend or bow due to CTE mismatch thereof.

Thus, the stress relieving layer 220 advantageously greatly reduces or prevents defects such as delamination of layers within the semiconductor die 210 due to the warpage thereof, cracks in or damage to copper interconnect layers or high-k dielectric materials within the semiconductor die 210 due to the warpage thereof, or delamination of the epoxy due to the bending or bowing of the package substrate and the semiconductor die 210.

5

10

15

20

. 25

30

[0026] Referring to FIG 4, comprising FIGs. 4A and 4B, a semiconductor package 400 in accordance with an alternate embodiment of the present invention is depicted at two steps of fabrication of the semiconductor package 400, where FIG. 4A depicts the semiconductor package 400 when heated for curing of the epoxy 130 and FIG. 4B depicts the semiconductor package 400 after subsequent cooling of the semiconductor package 400 to ambient room temperature.

[0027] In accordance with the alternate embodiment, prior to fabricating the semiconductor device structures 410 on the silicon substrate 420, a stress relieving layer 430 is formed in or on the silicon substrate 420. The stress relieving layer 430 can be formed in accordance with any of several techniques well-known to those skilled in the art, such as techniques for forming silicon on insulator substrates. For example, implantation, such as ion implantation, can be used to implant ions in the substrate 420 to form the stress relieving layer 430. Alternatively, as depicted in FIG. 4A, the silicon layer 420 could be thinned through known wafer thinning techniques; the thinned wafer then backside polished and the stress relieving layer 430 attached thereto. The parameters of the formation of the stress relieving layer (SRL) are defined such that the CTE value of the stress relieving layer 430 is predetermined to reduce tensile stress of the semiconductor package 400 during heating and cooling. The CTE value of the stress relieving layer 430 is predetermined by the structure thereof, which is defined by the material of the stress relieving layer 430 and the thickness of the stress The material of the stress relieving layer 430 in this alternate relieving layer 430. embodiment may be an insulative material such as silicon nitride and, in the implantation embodiment, could be formed by implantation of nitride ions in the silicon substrate at the desired density. The thickness of the stress relieving layer 430 is predetermined to define the CTE value of the stress relieving layer 430 within a CTE range such that the CTE value of the stress relieving layer 430 is less than a CTE value of the package substrate 120.

[0028] When the package 400 is assembled, as shown in FIG. 4A, the location of the stress relieving layer 430 will be opposite to a side 440 of the semiconductor die 450 that is physically coupled to the package substrate 120 by the epoxy 130. In addition to being physically coupled to the package substrate 120, the semiconductor die 450 is electrically

coupled to the package substrate 120 by soldering connections (e.g., C4 solder connections on the side 440 of the semiconductor die 450 which are soldered to contact pads on the package substrate 120).

[0029] Therefore, as seen in FIG. 4B, as the semiconductor package 400 cools to ambient room temperature, both the package substrate 120 and the stress relieving layer 430 attempt to shrink opposite to each other. The predetermined structure of the stress relieving layer 430 reduces wafer bowing of the semiconductor die 410 by counteracting the tendency of the package substrate 120 to warp the semiconductor package 400 by bowing or bending the semiconductor die 450, thereby reducing tensile stress of the semiconductor package 400.

5

10

15

20

25

30

**[0030]** Referring to FIG. 5, a flow diagram 500 of an exemplary fabrication process of the semiconductor package 400 in accordance with the present embodiment is depicted. Initially, the stress relieving layer 430 is formed 506 in the substrate 420 by ion implantation or attached to the substrate 420 after wafer thinning as discussed above. After formation 506 of the stress relieving layer 430 in or on the substrate 420, semiconductor device structures are fabricated 508 on the silicon substrate 420.

[0031] The fabrication of the semiconductor wafer is then completed 510 by any further fabrication steps and the semiconductor wafer is sliced 306 into a plurality of semiconductor dice, including the semiconductor die 410. Next, the package substrate 120 is provided 308 and the semiconductor die 450 is attached 310 to the package substrate 120 with an epoxy. Electrical coupling of the semiconductor device structures of the semiconductor die 450 to the package substrate 120 could be any one of several techniques known to those skilled in the art. One such technique includes the steps of providing C4 solder connections on the semiconductor die 450, placing the semiconductor die 450 in contact with the package substrate such that the C4 solder connections are in contact with conductive contact pads on the package substrate 120, and introducing the epoxy under capillary action into a space between the semiconductor die 450 and the package substrate 120.

[0032] The semiconductor package 400 is then heated 312 to a sufficient high temperature (such as 200°C) to reflow the solder and cure the epoxy for electrically and physically connecting the semiconductor die 450 to the package substrate 120. After heating 312 for a sufficient time, the semiconductor package 400 is cooled 314 to ambient room temperature to solidify the solder connections and complete curing of the epoxy. Cooling of the semiconductor package 400 including the semiconductor die 450 having the stress relieving layer 430 formed integrally therein in accordance with this alternate embodiment, reduces the tensile stress of the semiconductor package 400 at room temperature by offsetting the

tendency of the package substrate 120 and semiconductor die 450 to bend or bow due to CTE mismatch thereof. Thus, the stress relieving layer 430 in accordance with this alternative embodiment advantageously greatly reduces or prevents defects such as delamination of layers within the semiconductor die 450 due to the warpage thereof, cracks in or damage to copper interconnect layers or high-k dielectric materials within the semiconductor die 450 due to the warpage thereof, or delamination of the epoxy due to the bending or bowing of the package substrate and the semiconductor die 450.

5

10

15

20

[0033] Thus it can be seen that a method for formation of a semiconductor package has been provided wherein the semiconductor die 210, 450 and the package substrate 120 may have coefficients of thermal expansion (CTEs) which differ by a relatively large amount, but the semiconductor package 200, 400 may be formed with reduced (or completely alleviated) defects, cracks and delamination from tensile and sheer stress during heating or cooling of the semiconductor package 200, 400.

[0034] While at least one exemplary embodiment has been presented in the foregoing detailed description of the invention, it should be appreciated that a vast number of variations exist. It should also be appreciated that the exemplary embodiments are only examples, and are not intended to limit the scope, applicability, or configuration of the invention in any way. Rather, the foregoing detailed description will provide those skilled in the art with a convenient road map for implementing an exemplary embodiment of the invention, it being understood that various changes may be made in the function and arrangement of elements described in an exemplary embodiment without departing from the scope of the invention as set forth in the appended claims.

8

WO 2010/062334

#### **CLAIMS**

What is claimed is:

1. A semiconductor package comprising:

a package substrate; and

a semiconductor die coupled electrically and physically to the package substrate, wherein the semiconductor die includes a stress relieving layer incorporated therein, the stress relieving layer having a predetermined structure and a predetermined location within the semiconductor die for reducing tensile stress of the semiconductor package.

10

15

20

5

- 2. The semiconductor package in accordance with Claim 1, wherein the stress relieving layer has a first Coefficient of Thermal Expansion (CTE) determined in response to the predetermined structure thereof, the first CTE of the stress relieving layer defined within a predetermined CTE range for reducing tensile stress of the semiconductor package during heating and cooling of the semiconductor package.
- 3. The semiconductor package in accordance with Claim 2, wherein the semiconductor die is physically attached to the package substrate at a first side of the semiconductor die, and wherein the predetermined location of the stress relieving layer is located proximate to a second side of the semiconductor die opposite to the first side thereof.
- 4. The semiconductor package in accordance with Claim 3, wherein the package substrate has a second CTE, and wherein the predetermined CTE range consists of CTE values greater than the second CTE.

25

5. The semiconductor package in accordance with Claim 2, wherein the semiconductor die has a silicon substrate, and wherein the stress relieving layer is a layer formed within the silicon substrate.

30

6. The semiconductor package in accordance with Claim 2, wherein the semiconductor die is physically attached to the package substrate at a first side of the semiconductor die, and wherein the stress relieving layer is attached to a side of a silicon substrate of the semiconductor die located opposite to the first side of the semiconductor die.

7. The semiconductor package in accordance with Claim 5, wherein the package substrate has a second CTE, and wherein the predetermined CTE range consists of CTE values less than the second CTE.

5 8. The semiconductor package in accordance with Claim 5, wherein the predetermined structure of the stress relieving layer comprises a buried oxide layer.

10

15

20

25

30

- 9. The semiconductor package in accordance with Claim 1, wherein the predetermined structure of the stress relieving layer comprises a predetermined material having a predetermined thickness, and wherein the predetermined material is an insulative material.
- 10. The semiconductor package in accordance with Claim 9, wherein the insulative material is silicon nitride.

11. A method for fabricating a semiconductor package comprising the steps of: fabricating a semiconductor die having a stress relieving layer integrally formed therewith;

attaching the semiconductor die to a package substrate with an epoxy to form the semiconductor package;

heating the semiconductor package to adhere the semiconductor die to the package substrate and cure the epoxy; and

cooling the semiconductor package, wherein the stress relieving layer has a predetermined structure and a predetermined location within the semiconductor die for reducing tensile stress of the semiconductor package during cooling thereof.

- 12. The method in accordance with Claim 11 wherein the step of fabricating the semiconductor die having the stress relieving layer integrally formed therewith comprises the steps of:
- forming the stress relieving layer in a silicon substrate; and fabricating semiconductor device structures on the silicon substrate to form the semiconductor die.

13. The method in accordance with Claim 12, wherein the step of forming the stress relieving layer comprises the step of forming the stress relieving layer by ion implantation of a predetermined material at a predetermined density.

5 14. The method in accordance with Claim 11 wherein the step of fabricating the semiconductor die comprises the steps of:

wafer thinning a silicon substrate;

backpolishing the silicon substrate;

10

15

20

25

attaching the stress relieving layer to a first side of the silicon substrate; and fabricating semiconductor device structures on a second side of the silicon substrate, wherein the second side is opposite to the first side.

- 15. The method in accordance with Claim 11 wherein the stress relieving layer has a Coefficient of Thermal Expansion (CTE) having a CTE value within a predetermined CTE range, and wherein the predetermined CTE range comprises CTE values greater than a CTE of the package substrate.
  - 16. A semiconductor die comprising: one or more semiconductor device structures; and

a stress relieving layer, the stress relieving layer having a predetermined structure and a predetermined location within the semiconductor die for reducing tensile stress of the semiconductor die during heating and cooling of a semiconductor package including the semiconductor die.

- 17. The semiconductor die in accordance with Claim 16 wherein the semiconductor die further comprises a first side thereof for attaching a package substrate thereto, and wherein the stress relieving layer is located proximate to a second side of the semiconductor die opposite to the first side.
- 18. The semiconductor die in accordance with Claim 17 wherein the stress relieving layer has a Coefficient of Thermal Expansion (CTE) having a CTE value within a predetermined CTE range, and wherein the predetermined CTE range comprises CTE values greater than a CTE of the package substrate.

19. The semiconductor die in accordance with Claim 16 wherein the semiconductor die further comprises a silicon substrate, and wherein the stress relieving layer is formed in the silicon substrate.

5 20. The semiconductor die in accordance with Claim 19 wherein the stress relieving layer has a Coefficient of Thermal Expansion (CTE) having a CTE value within a predetermined CTE range, and wherein the predetermined CTE range comprises CTE values less than a CTE of a package substrate coupleable to the semiconductor die for packaging thereof.

10

15




FIG.1A (PRIOR ART)




FIG.1B (PRIOR ART)




FIG.2A




FIG.2B




FIG.3




FIG.4A




FIG.4B




FIG.5

#### INTERNATIONAL SEARCH REPORT

International application No PCT/US2009/005838

A. CLASSIFICATION OF SUBJECT MATTER INV. H01L23/00

According to International Patent Classification (IPC) or to both national classification and IPC

#### B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  $H01L\,$ 

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	
X	WO 2008/120705 A1 (NIPPON ELECTRIC CO [JP]; FUJIMURA YUUKI [JP]; WATANABE SINJI [JP]) 9 October 2008 (2008-10-09) abstract; figure 1 & EP 2 136 394 A1 (NEC CORP [JP]) 23 December 2009 (2009-12-23) the whole document	1-10, 16-20	
X	US 5 936 304 A (LII MIRNG-JI [US] ET AL) 10 August 1999 (1999-08-10) column 3, line 5 - column 4, line 3; figure 2A	11-15	
Α	W0 2006/119493 A2 (TEXAS INSTRUMENTS INC [US]; TEST HOWARD [US]) 9 November 2006 (2006-11-09) page 4, lines 13-20; figure 3 -/	1-20	

Further documents are listed in the continuation of Box C.	X See patent family annex.			
* Special categories of cited documents:  "A" document defining the general state of the art which is not considered to be of particular relevance  "E" earlier document but published on or after the international filing date  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone  "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.  "&" document member of the same patent family			
Date of the actual completion of the international search  23 February 2010	Date of mailing of the international search report $01/03/2010$			
Name and mailing address of the ISA/  European Patent Office, P.B. 5818 Patentlaan 2  NL – 2280 HV Rijswijk  Tel. (+31-70) 340-2040,  Fax: (+31-70) 340-3016	Authorized officer  Kuchenbecker, J			

6

## **INTERNATIONAL SEARCH REPORT**

International application No PCT/US2009/005838

C(Continua	ntion). DOCUMENTS CONSIDERED TO BE RELEVANT	
ategory*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Α	US 6 750 552 B1 (NARAYANAN KOLLENGODE SUBRAMANI [US]) 15 June 2004 (2004-06-15) figure 3	1-20
A	US 2007/045824 A1 (ZHAO SAM Z [US] ET AL ZHAO SAM ZIQUN [US] ET AL) 1 March 2007 (2007-03-01) paragraph [0083]	1-20
4	US 2007/259533 A1 (AHN HYUN [KR] ET AL) 8 November 2007 (2007-11-08) paragraphs [0016], [0 17]; figure 3	1-20

## INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No PCT/US2009/005838

Patent document cited in search report	:	Publication date		Patent family member(s)		Publication date
WO 2008120705	A1	09-10-2008	EP	2136394	A1	23-12-2009
EP 2136394	A1	23-12-2009	WO	2008120705	A1	09-10-2008
US 5936304	Α	10-08-1999	NONE			
WO 2006119493	A2	09-11-2006	CN EP JP US US	101213656 1883960 2008541436 2006249821 2008026562	A2 T A1	02-07-2008 06-02-2008 20-11-2008 09-11-2006 31-01-2008
US 6750552	B1	15-06-2004	US	6943060	B1	13-09-2005
US 2007045824	A1	01-03-2007	NONE			
US 2007259533	 A1	 08-11-2007	NONE			