



(19) **United States**

(12) **Patent Application Publication**

Uemura et al.

(10) **Pub. No.: US 2001/0028062 A1**

(43) **Pub. Date: Oct. 11, 2001**

(54) **LIGHT-EMITTING DEVICE USING A GROUP III NITRIDE COMPOUND SEMICONDUCTOR AND A METHOD OF MANUFACTURE**

(76) Inventors: **Toshiya Uemura**, Aichi (JP); **Naohisa Nagasaka**, Aichi (JP); **Masaki Hashimura**, Aichi (JP); **Atsuo Hirano**, Aichi (JP); **Hiroshi Tadano**, Aichi (JP); **Tetsu Kachi**, Aichi (JP); **Hideki Hosokawa**, Aichi (JP)

Correspondence Address:  
**PILLSBURY WINTHROP LLP**  
**1600 TYSONS BOULEVARD**  
**MCLEAN, VA 22102 (US)**

(21) Appl. No.: **09/819,952**

(22) Filed: **Mar. 29, 2001**

(30) **Foreign Application Priority Data**

Mar. 31, 2000 (JP) ..... 2000-96495

**Publication Classification**

(51) **Int. Cl.<sup>7</sup>** ..... **H01L 27/15**; H01L 31/12; H01L 31/072; H01L 31/109  
(52) **U.S. Cl.** ..... **257/79**; 257/82; 257/13; 257/102; 438/22

(57) **ABSTRACT**

A process of forming separation grooves for separating a semiconductor wafer into individual light-emitting devices, a process for thinning the substrate, process for adhering the wafer to the adhesive sheet to expose a substrate surface on the reverse or backside of the wafer, a scribing process for forming split lines in the substrate for dividing the wafer into light-emitting devices, and a process of forming a mirror structure comprising a light transmission layer, a reflective layer, and a corrosion-resistant layer, which are laminated in sequence using sputtering or deposition processes. Because the light transmission layer is laminated on the adhesive sheet, gases normally volatilized from the adhesion materials are sealed and do not chemically combine with the metal being deposited as the reflective layer. As a result, reflectivity of the reflective layer can be maintained.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6A




FIG. 6B






FIG. 8




FIG. 9

[LUMINOUS INTENSITY MAINTENANCE RATE (%)]

|                                     |                                     | LUMINOUS INTENSITY MAINTENANCE |             |
|-------------------------------------|-------------------------------------|--------------------------------|-------------|
|                                     |                                     | CONDITION 1                    | CONDITION 2 |
| ITEMS FOR SETTING CONDITIONS        | TIME FOR APPLYING ELECTRICITY       | 500 [hr]                       | 500 [hr]    |
|                                     | QUANTITY OF CURRENT (CURRENT VALUE) | 30 [mA]                        | 30 [mA]     |
|                                     | TEMPERATURE                         | 25 [°C]                        | 100 [°C]    |
| LUMINOUS INTENSITY MAINTENANCE RATE | LIGHT-EMITTING DEVICE 100           | 90~100 (%)                     | 90~100 (%)  |
|                                     | LIGHT-EMITTING DEVICE 900           | 65~ 75 (%)                     | 60~ 70 (%)  |

FIG. 10A




FIG. 11






FIG. 13





FIG. 14  
(PRIOR ART)



# LIGHT-EMITTING DEVICE USING A GROUP III NITRIDE COMPOUND SEMICONDUCTOR AND A METHOD OF MANUFACTURE

[0001] This is a patent application based on a Japanese patent application No. 2000-96495 which was filed on Mar. 31, 2000 and is incorporated by reference.

## BACKGROUND OF THE INVENTION

### [0002] 1. Field of the Invention

[0003] The present invention relates to a light-emitting device using a group III nitride compound semiconductor and a method for manufacturing such a device. In particular, the present invention relates to the structure of a mirror structure formed on the reverse side of a substrate and a method for forming the mirror structure.

### [0004] 2. Description of the Related Art

[0005] A variety of light-emitting devices using group III nitride compound semiconductor comprising a mirror structure formed on the reverse side or backside of a substrate and a variety of methods for manufacturing such devices are generally known in the art. For example, Japanese patent Application Laid-Open (kokai) No. 11-126924 (Title: "Method of manufacturing gallium nitride compound semiconductor element") (hereinafter referred to as Reference 1), Japanese Patent Application Laid-Open No. 11-126925 (hereinafter referred to as Reference 2), Japanese Patent Application Laid-Open No. 5-129658 (hereinafter referred to as Reference 3), and Japanese Patent Application Laid-Open No. 11-261112 (hereinafter referred to as Reference 4) disclose other such LEDs.

[0006] FIG. 14 shows a cross-sectional view of a conventional light-emitting semiconductor device 900 using a group III nitride compound semiconductor of the type disclosed in the aforementioned Reference 1.

[0007] A sapphire substrate 11 is formed into an approximately square shape. A buffer layer 12 and an n-type contact layer 13 (hereinafter alternatively referred to as "a high carrier concentration n<sup>+</sup>-layer 13" or "an n<sup>+</sup>-layer 13") are then sequentially formed on the substrate 11. An n-type clad layer 14 is then formed on the high carrier concentration n<sup>+</sup>-layer 13.

[0008] An emission layer 15 having a multiple quantum well (MQW) structure comprising a plurality of alternating barrier layers 151 and well layers 152 is then formed on the n-type clad layer 14. A p-type clad layer 16 is then formed on the emission layer 15 and a p-type contact layer 17 is formed on the p-type clad layer 16.

[0009] A positive electrode 18A which transmits light is formed on the p-type contact layer 17. The positive electrode 18A comprises a first thin-film metal layer which is adjacent to the contact layer 17 and a second thin-film metal layer which is adjacent to the first thin-film metal layer. A negative electrode 18B, which is formed on the n<sup>+</sup>-layer 13, comprises a plurality of metal film each film having a multiple layer structure. A metal electrode pad 20 is then formed on a portion of the positive electrode 18A.

[0010] On the reverse side of the substrate 11 (sapphire substrate 11), a metal layer 90 (mirror structure 90) consisting of about 200 nm of aluminum (Al) is then formed.

[0011] Generally, a sapphire substrate is hard. In order to divide a semiconductor wafer precisely, therefore, separation grooves or split lines (also referred to as scribe lines) are formed on both the semiconductor side and the reverse side of the substrate after forming the electrodes.

[0012] When split lines are formed on the electrode side (upper side) of the semiconductor wafer, the substrate is still required to maintain a certain mechanical strength. A certain thickness of the substrate is preferred, typically about several hundred microns ( $\mu\text{m}$ ). Then, in order to separate the individual light-emitting semiconductor devices properly, the substrate is polished to further reduce its thickness. The split lines are then scribed on the reverse side, or the polished surface, of the substrate.

[0013] In the conventional manufacturing processes, however, leave two significant problems unsolved. As a result, the mass production, sale, and use of such light-emitting devices using group III nitride compound semiconductor and including a reflective metal layer has not been easy.

[0014] The first problem relates to the formation of the split lines.

[0015] Before forming the metal layer on the reverse side of the substrate, it is necessary to form split lines (scribe lines) on the reverse side of the semiconductor wafer or substrate.

[0016] This is because scribing cutters are typically formed from small grains of diamond shaped into a blade. Because the blade of such a scribing cutter will tend to be clogged by any metal layer laminated on the reverse side of the substrate, the split lines cannot be formed after the metal layer is formed.

[0017] Further, the scribing cutter must be positioned precisely to cut only the predetermined regions. However, a metal layer formed on the surface to be cut would hinder the positioning. To solve this problem, the conventional method, i.e., not forming the metal layer on predetermined regions of the reverse side of the substrate used for positioning, as disclosed in the above-mentioned references, may be used. By using such a conventional method, however, semiconductor light-emitting devices are formed without the necessary metal layer to form the mirror structure. Because these devices cannot be commercialized, a portion of the wafer is wasted and production efficiency is reduced.

[0018] Yet another problem associated with the conventional scribing process is that a semiconductor wafer being scribed is typically fixed to an adhesive sheet. When the metal layer is being formed on the reverse side of the substrate, a portion of the sheet materials, in particular the adhesive, tends to volatilize and release abundant and undesirable gases during the deposition of the metal layer. Because these gases interact chemically with the deposited or sputtered metals, the reflectivity and affinity (adhesion) of the resulting metal layer to the substrate can be significantly lowered.

[0019] Another significant problem relates to the corrosion resistance of the resulting mirror structure.

[0020] When adhesives (such as paste materials including silver are used to bond the mirror structure of the light-emitting device to other structures such as leadframes, submounts, and stem contacts, the resulting alloying and

oxidation effects can cause the metal layer to deteriorate and, as a result, lower the reflectivity of the mirror structure.

[0021] The reflective layer of the light-emitting device may also be damaged during and/or after the scribing and separation processes. When the reflection layer is too severely damaged, quantity of reflected light will decrease and the reflective layer may be partially or completely peeled off (delamination).

#### SUMMARY OF THE INVENTION

[0022] The present invention overcomes each of the aforementioned problems as well as other problems. Thus, an object of the present invention is to provide a structure for and a method of constructing a light-emitting device which has an increased luminous output and a longer performance life that can be mass-produced at comparatively low cost.

[0023] In order to solve the above-noted problems, a first object of the present invention is to provide a light-emitting semiconductor device comprising plural semiconductor layers comprising group III nitride compound semiconductors that are laminated onto a substrate by crystal growth, and an improved mirror structure. The mirror structure is formed by laminating a light transmission layer and a reflective layer on the reverse side of the substrate, i.e., the side of the substrate opposite the emission layer. The light transmission layer may be formed from a variety of metal oxides and ceramic materials having sufficient luminous transparency. The reflective layer preferably consists of one or more metals and reflects light emitted from the emission layer.

[0024] A second object of the present invention is to provide a light-emitting semiconductor device comprising plural semiconductor layers, comprising group III nitride compound semiconductors that are laminated onto a substrate by crystal growth, and a mirror structure. The mirror structure is formed by laminating a reflective layer, which comprises metals and reflects light emitted from the emission layer, and a corrosion-resistant layer, which comprises at least a metal oxide or a ceramic material.

[0025] A third object of the present invention is to laminate a corrosion-resistant layer comprising a metal oxide or a ceramic material having luminous transparency over the operative layers, including the light transmission layer and the reflective layer that forms the mirror structure.

[0026] A fourth object of the present invention is to form the reflective layer by using at least one metal selected from aluminum (Al), silver (Ag), or one of their alloys.

[0027] A fifth object of the present invention is that a thickness of the reflective layer is within a range of between 5 nm and 20  $\mu\text{m}$ .

[0028] A sixth object of the present invention is to form the light transmission layer by using metal oxides and oxides having luminous transparency, such as  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ ,  $\text{MgO}$ ,  $\text{MgCO}_3$ ,  $\text{Ta}_2\text{O}_5$ ,  $\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ ,  $\text{SiO}_2$ ,  $\text{SnO}_2$ , and  $\text{ZrO}_2$ .

[0029] A seventh object of the present invention is to provide a light transmission layer having a thickness within a range of between 5 nm and 10  $\mu\text{m}$ .

[0030] An eighth object of the present invention is to form the corrosion-resisting layer by using at least one metal oxide or oxide, such as  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ ,  $\text{MgO}$ ,  $\text{MgCO}_3$ ,  $\text{Ta}_2\text{O}_5$ ,

$\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ ,  $\text{SiO}_2$ ,  $\text{SnO}_2$ , or  $\text{ZrO}_2$ , a metal carbide, a metal nitride, or a metal boride that is corrosion resistant.

[0031] A ninth object of the present invention is to provide a corrosion-resisting layer having a thickness that is within a range of between 5 nm and 10  $\mu\text{m}$ .

[0032] A tenth object of the present invention is to provide a substrate that comprises sapphire and has a thickness within a range of between 75  $\mu\text{m}$  and 150  $\mu\text{m}$ .

[0033] An eleventh object of the present invention is to form the reflection layer by using at least one metal such as rhodium (Rh), ruthenium (Ru), platinum (Pt), gold (Au), copper (Cu), palladium (Pd), chromium (Cr), nickel (Ni), cobalt (Co), titanium (Ti), indium (In), molybdenum (Mo), or an alloy of at least one of these metals.

[0034] A twelfth object of the present invention is to provide a reflective layer that has a multiple layer structure comprising plural metal layers.

[0035] A thirteenth object of the present invention is to provide a method for manufacturing the light-emitting device using a group III nitride compound semiconductor described above that further comprises a process of forming a mirror structure including the steps of sequentially laminating a light transmission layer, and/or a reflective layer, and/or a corrosion-resistant layer on the reverse side of substrate, i.e., the side opposite the plural semiconductor layers.

[0036] A fourteenth object of the present invention is to provide a method for manufacturing the light-emitting device further comprising a process for breaking the semiconductor wafer into individual light-emitting semiconductor devices.

[0037] A fifteenth object of the present invention is to provide a method for manufacturing the light-emitting device further comprising the following sequence of steps a process for forming separation grooves to separate the semiconductor wafer into individual of light-emitting semiconductor devices by cutting the electrode side of the wafer to a predetermined depth; a lamellar process for grinding or polishing the substrate to a predetermined thickness; an adhesion process for adhering the semiconductor wafer to an adhesive sheet so that the reverse side of the semiconductor wafer is exposed for processing; a scribing process for scribing the split lines on the reverse side of the semiconductor wafer to divide the wafer into individual light-emitting semiconductor devices; and the process for forming the mirror structure.

[0038] Accordingly, above described problems can be solved by utilizing of these processes.

#### BRIEF DESCRIPTION OF THE DRAWING

[0039] FIG. 1 is a cross-sectional view of a light-emitting device 100 using a group III nitride compound semiconductor of the present invention;

[0040] FIG. 2 is a cross-sectional view showing a process of forming separation grooves in a semiconductor wafer 200 in accordance with first and second embodiment of the present invention;

[0041] FIG. 3 is a cross-sectional view showing a lamellar process of the semiconductor wafer 200 in accordance with first and second embodiment of the present invention;

[0042] FIG. 4 is a plan view showing the semiconductor wafer 200 or 300 from a substrate (11b) side after the lamellar process in accordance with first and second aspects of the present invention;

[0043] FIG. 5 is a cross-sectional view of a semiconductor wafer 201 showing an adhering process in accordance with the first embodiment of the present invention;

[0044]

[0045] FIG. 6A and 6B are plan views showing the adhering process and a scribing process in accordance with the first embodiment of the present invention;

[0046] FIG. 7 is a cross-sectional view of the semiconductor wafer 201 showing the scribing process in accordance with the first embodiment of the present invention;

[0047] FIG. 8 is a cross-sectional view of the semiconductor wafer 201 showing a process of forming a mirror structure in accordance with the first embodiment of the present invention;

[0048] FIG. 9 is a table showing characteristics of a light-emitting device 100 using a group III nitride compound semiconductor which was separated from a semiconductor wafer corresponding to wafer 201 in FIG. 5 by a breaking process in accordance with the first embodiment of the present invention;

[0049] FIGS. 10A and 10B are plan views of a semiconductor wafer 300 showing processes of forming mask and the mirror structure in accordance with the second embodiment of the present invention;

[0050] FIG. 10C is a cross-sectional view of the semiconductor wafer 300 showing processes of forming the mask and the mirror structure in accordance with the second embodiment of the present invention;

[0051] FIG. 11 is a cross-sectional view of the semiconductor wafer 300 showing the process of forming the mirror structure in accordance with the second embodiment of the present invention;

[0052] FIG. 12 is a cross-sectional view of a semiconductor wafer 301 showing an adhering process in accordance with the second embodiment of the present invention;

[0053] FIG. 13 is a cross-sectional view of the semiconductor wafer 301 showing a scribing process in accordance with the second aspect of the present invention; and

[0054] FIG. 14 is a cross-sectional view of a conventional light-emitting device 900 using a group III nitride compound semiconductor.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0055] The present invention will now be described by way of specific embodiments.

[0056] In the present invention, by forming the light transmission layer which comprises at least one metal oxide or ceramic having sufficient luminous transparency between the substrate and the reflective layer, gases volatilized from the adhesive sheet can be controlled. As a result, the reflectivity of the reflective layer can be maintained at a high level.

[0057] By forming a corrosion-resistant layer comprising at least one metal oxide or ceramic material having luminous transparency on the top of the layers formed in the mirror structure, the problem of corrosion resistance of the mirror structure can be solved. That is because the corrosion-resistant layer can protect the reflective layer. The corrosion-resistant layer is preferably formed by using a material which is not easily alloyed with the reflection layer and has mechanical strength, hardness, and corrosion resistance. More preferably, the material can be easily and firmly bonded to materials such as leadframe, submount, or stem using solder. Considering these conditions, the corrosion-resistant layer preferably comprises a material such as at least one metal oxide or ceramic material.

[0058] By forming the reflective layer using at least one metal selected from aluminum (Al), silver (Ag), and their alloys, the reflectivity of the reflective layer is extremely high.

[0059] The thickness of the reflective layer is preferably in a range between 5 nm and 20  $\mu$ m. Although it may depend on the kinds of metals constituting the layer, the thickness of the reflective layer is more preferably in a range between 30 nm and 1000 nm, and most preferably in a range between 50 nm and 500 nm. When the reflective layer is too thin, its reflectivity is reduced. When the reflective layer is too thick, too much metal material, processing time and other resources, are required to form the layer, thereby unnecessarily increasing the cost of forming the reflective layer.

[0060] The light transmission layer is formed by using at least one oxide having luminous transparency such as  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ ,  $\text{MgO}$ ,  $\text{MgCO}_3$ ,  $\text{Ta}_2\text{O}_5$ ,  $\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ ,  $\text{SiO}_2$ ,  $\text{SnO}_2$ , and  $\text{ZrO}_2$ .

[0061] The thickness of the light transmission layer is preferably in a range of 5 nm to 10  $\mu$ m. Although it may depend on the kinds of materials used to form the layer, the thickness of the light transmission layer is more preferably in a range between 10 nm and 500 nm, and most preferably in a range between 20 nm and 300 nm. When the light transmission layer is too thin, its ability to adhere to the substrate is reduced. When the layer is too thick, its luminous transparency decreases accordingly and too much material processing time and other resources are required to form the layer, thereby unnecessarily increasing the cost of forming and reducing the performance of the light transmission layer.

[0062] The corrosion-resistant layer is formed by using at least one material having corrosion resistivity such as an oxide selected from  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ ,  $\text{MgO}$ ,  $\text{MgCO}_3$ ,  $\text{Ta}_2\text{O}_5$ ,  $\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ ,  $\text{SiO}_2$ ,  $\text{SnO}_2$ , and  $\text{ZrO}_2$ , or a metal carbide, a metal nitride, or a metal boride.

[0063] The thickness of the corrosion-resistant layer is preferably in range between 5 nm and 10  $\mu$ m. Although it may depend on the materials used to form the layer, the thickness of the corrosion-resistant layer is more preferably in a range between 30 nm and 500 nm, and most preferably in a range between 50 nm and 300 nm. When the corrosion-resistant layer is too thin, the corrosion resistance of the mirror structure is reduced. When the layer is too thick, too much material, processing time and other resources are required to form the layer, thereby unnecessarily increasing the cost of forming the corrosion-resistant layer.

[0064] By forming the substrate comprising sapphire to a thickness in a range between 75  $\mu\text{m}$  and 150  $\mu\text{m}$ , the individual semiconductor devices can be divided without forming unnecessary non-functional devices resulting from the scribing process used to draw split lines (scribe lines) and other scribe processes. The thickness of the substrate is more preferably in a range between 80  $\mu\text{m}$  and 100  $\mu\text{m}$ , and most preferably in a range between 85  $\mu\text{m}$  and 100  $\mu\text{m}$ .

[0065] When the substrate is too thick, scribing processes cannot be carried out without forming non-functional devices. When the substrate is too thin, the substrate is too weak to endure the necessary washing and scribing processes.

[0066] By forming the reflective layer using at least one metal selected from rhodium (Rh), ruthenium (Ru), platinum (Pt), gold (Au), palladium (Pd), chromium (Cr), nickel (Ni), cobalt (Co), titanium (Ti), indium (In), molybdenum (Mo), and their alloys, the device can effectively provide the effect described above.

[0067] Rhodium (Rh) has a relatively high reflectivity, although somewhat lower than silver (Ag) and aluminum (Al), and is useful for forming the reflective layer. In particular, because rhodium (Rh) is harder than silver (Ag) and aluminum (Al), the scribing cutter does not become clogged as easily as with one of the softer metals. Accordingly, by forming the reflective layer from rhodium (Rh), the scribing process can be improved.

[0068] Also, rhodium (Rh), ruthenium (Ru), platinum (Pt), gold (Au), nickel (Ni), cobalt (Co), and palladium (Pd), have comparatively good corrosion resistance and can be useful if the preferred corrosion-resistant layer is not formed.

[0069] Further, because Rhodium (Rh), ruthenium (Ru), nickel (Ni), and cobalt (Co) also exhibit comparatively good adhesion to the substrate, they are useful if the preferred light transmission layer is not formed on the wafer. For example, as an alternative to the light transmission layer or a portion of the reflection layer, about 15 Å of a metal layer comprising rhodium (Rh) can be formed as the first layer of the laminated reflective layer. By applying an alternative layer such as rhodium (Rh) which has a comparatively high reflectivity, the reflectivity of final mirror structure is not degraded and the resistance of mirror layer to delamination from the substrate can be improved.

[0070] Because gold (Au) has a higher reflectivity than aluminum (Al) to red light, it is useful for forming the reflection layer in a semiconductor light-emitting device which emits light of comparatively longer wavelength.

[0071] Because rhodium (Rh), ruthenium (Ru), platinum (Pt), gold (Au), and their alloys do not tend to react strongly with atmospheric gases during deposition or sputtering processes, those metals can also be used to construct a mirror structure having high reflectivity without forming an underlying light transmission layer.

[0072] By forming layers in the mirror structure, such as the light transmission layer, and/or the reflective layer, and/or the corrosion-resistant layer, in sequence by sputtering or depositing only after forming the split lines, the split line formation process can be improved.

[0073] After the light transmission layer is formed, the adhesive materials from the adhesive sheet do not volatilize

and form unwanted gases. That is because, as explained later in reference to FIG. 6, the surface of the adhesive sheet where adhesive materials are exposed is covered by the light transmission layer materials during the subsequent deposition and sputtering processes. As a result, the adhesive materials do not volatilize additional gases and gases volatilized from the adhesive materials during the formation of the light transmission layer have been exhausted, those gases are not present to combine chemically with the metals which are being deposited and sputtered to form the reflective layer. Accordingly, excellent reflectivity of the metal layer (the reflective layer) which is subsequently deposited on the light transmission layer can be maintained.

[0074] For the above described reasons, the process for forming split lines (scribe lines) on the reverse side of the semiconductor wafer (the reverse side of the substrate) before forming the mirror structure (the reflective layer) is improved.

[0075] The thickness of the light transmission layer can be in a range between 5 nm and 10  $\mu\text{m}$ . Although it may depend on the kind of materials constituting the layer, the thickness of the light transmission layer is more preferably in a range between 15 nm and 500 nm, and most preferably in a range between 20 nm and 300 nm. When the light transmission layer is too thin, the surface of the adhesive sheet where adhesive materials are exposed is not sufficiently covered and gas generation cannot be prevented. As a result, metals being deposited on the light transmission layer chemically combine with the gases released from beneath the light transmission layer. When this reaction occurs, the reflectivity of the mirror structure deteriorates and the adhesion between the mirror structure and the substrate decreases.

[0076] When the layer is too thick, its luminous transparency is decreased and too much material, processing time and other resources are required to form the layer, thereby unnecessarily increasing the cost of forming the light transmission layer.

[0077] By carrying out the breaking process to divide the semiconductor wafer into individual light-emitting semiconductor devices, the production of merchandise such as light-emitting devices becomes possible. Alternatively, the breaking process can be omitted. For example, a purchaser of an undivided semiconductor wafer may choose to carry out its own process to divide the wafers into separate light-emitting semiconductor devices.

[0078] The substrate on which semiconductor crystals grow may comprise materials such as sapphire, spinel, silicon, silicon carbide, zinc oxide, gallium phosphide, gallium arsenide, magnesium oxide, manganese oxide, lithium gallium oxide ( $\text{LiGaO}_2$ ), and molybdenum sulfide ( $\text{MoS}$ ).

[0079] Although it depends on other conditions such as the width of the separation grooves, the kinds and thicknesses of materials formed on the substrate, and the thickness of the substrate after carrying out the lamellar process, the depth of the separation grooves formed on the substrate is, for example, about  $\frac{1}{30}$  to about  $\frac{1}{2}$  of the thickness of a sapphire substrate. More preferably, the depth of the separation grooves may be around 5-15% of the substrate thickness. When the separation grooves are too deep, the semiconductor wafer will be more prone to fail, e.g., form partial cracks during the formation of the separation grooves, the lamellar

process, or the scribing process. These cracks in turn prevent the wafer from being divided cleanly into the desired individual light-emitting devices and increase the number of defective units. When the depth of the separation grooves is too shallow, the wafer may not be easily or cleanly divided during the breaking process to produce the desired individual devices.

[0080] These effects can be seen in an LED comprising semiconductor layers which comprise binary, ternary or quaternary semiconductor compounds satisfying the formula  $\text{Al}_x\text{Ga}_y\text{In}_{1-x-y}\text{N}$  ( $0 \leq x \leq 1$ ,  $0 \leq y \leq 1$ ,  $0 \leq x+y \leq 1$ ), such as a light-emitting device using a group III nitride compound semiconductor. Alternatively, a portion of the group III elements may be replaced with boron (B) or thallium (Tl), and a portion or all of nitrogen (N) may be replaced with phosphorous (P), arsenic (As), antimony (Sb), or bismuth (Bi).

#### First Embodiment

[0081] FIG. 1 is a cross-sectional view showing the structure of a light-emitting device 100 using group III nitride compound semiconductor (hereinafter referred to as a light-emitting semiconductor device 100 or simply as a device 100). The light-emitting device 100 has almost the same structure as that of a conventional light-emitting semiconductor device 900 shown in FIG. 14, but the light-emitting device 100 further comprises a mirror structure 10 for reflecting light formed on the reverse side of a substrate 11.

[0082] The structure of the light-emitting semiconductor device 100 of the present invention is described more fully below.

[0083] The light-emitting semiconductor device 100 comprises a substrate 11, preferably formed into an approximately square shape. On the substrate 11, a buffer layer 12 consisting of aluminum nitride (AlN), which has a thickness of about 25 nm, and an n<sup>+</sup>-layer (an n-type contact layer) 13 having a high carrier concentration consisting of silicon (Si) doped GaN, which has a thickness of about 4.0  $\mu\text{m}$ , are formed in sequence. An additional layer of about 0.5  $\mu\text{m}$  of Si-doped GaN is then formed as an n-type clad layer 14 on the n<sup>+</sup>-layer (n-type contact layer) 13.

[0084] An emission layer 15 having a multiple quantum well (MQW) structure is then formed on the n-type clad layer 14. The emission layer 15 comprises 6 barrier layers 151, each of which has a thickness of about 35 Å and consists of GaN, and 5 well layers 152, each of which has a thickness of about 35 Å and consists of  $\text{Ga}_{0.8}\text{In}_{0.2}\text{N}$ , alternately formed. About 50 nm of a p-type  $\text{Al}_{0.15}\text{Ga}_{0.85}\text{N}$  is then formed on the emission layer 15 as a p-type clad layer 16. About 100 nm of a p-type GaN is then formed on the p-type clad layer 16 to act as a p-type contact layer 17.

[0085] A light-transmitting positive electrode 18A is then formed by depositing metal on the p-type contact layer 17 and a negative electrode 18B is formed on the n<sup>+</sup>-layer 13. The positive electrode 18A is constructed from about 15 Å of cobalt (Co), which contacts the p-type contact layer 17, and about 60 Å of gold (Au), which is formed on the cobalt (Co). The negative electrode 18B is constructed from about 200 Å of vanadium (V) and about 1.8  $\mu\text{m}$  of aluminum (Al) or an aluminum alloy. An electrode pad 20 having a thickness of about 1.5  $\mu\text{m}$  is then formed on the positive electrode

18A. The electrode pad 20 is preferably made from cobalt (Co), nickel (Ni), gold (Au), aluminum (Al), or an alloy including at least one of these metals.

[0086] A mirror structure 10 is then formed on the reverse side of the substrate 11. Its structure and laminating process are explained in more detail below with reference to FIGS. 8 and 11).

[0087] A method for manufacturing the light-emitting device 100 according to the present invention includes the following steps.

[0088] Each of the layers of the light-emitting device 100 is formed by gaseous phase epitaxial growth, called metal organic vapor phase deposition (hereinafter MOVPE). The gases employed in this process were ammonia ( $\text{NH}_3$ ), a carrier gas ( $\text{H}_2$  or  $\text{N}_2$ ), trimethyl gallium ( $\text{Ga}(\text{CH}_3)_3$ ) (hereinafter TMG), trimethyl aluminum ( $\text{Al}(\text{CH}_3)_3$ ) (hereinafter TMA), trimethyl indium ( $\text{In}(\text{CH}_3)_3$ ) (hereinafter TMI), silane ( $\text{SiH}_4$ ), and biscyclopentadienyl magnesium ( $\text{Mg}(\text{C}_5\text{H}_5)_2$ ) (hereinafter  $\text{CP}_2\text{Mg}$ ).

[0089] The single crystal sapphire substrate 11 was placed on a susceptor in a reaction chamber for the MOVPE treatment after its main surface 'a' has been cleaned by an organic washing solvent and heat treatment. Then the sapphire substrate 11 was baked at 1100° C. in  $\text{H}_2$  vapor fed into the chamber for 30 minutes under normal pressure.

[0090] About 25 nm of AlN buffer layer 12 was then formed on the surface of the baked sapphire substrate 11 under conditions controlled by lowering the temperature in the chamber to 400° C., keeping the temperature constant, and concurrently supplying  $\text{H}_2$ ,  $\text{NH}_3$ , and TMA.

[0091] About 4.0  $\mu\text{m}$  of GaN was then formed on the buffer layer 12, as an n<sup>+</sup>-layer 13 having a high carrier concentration comprising an electron concentration of at least about  $2 \times 10^{18}/\text{cm}^3$ , under conditions controlled by keeping the temperature of the sapphire substrate 11 at 1150° C. and concurrently supplying  $\text{H}_2$ ,  $\text{NH}_3$ , TMG, and silane.

[0092] About 0.5  $\mu\text{m}$  of GaN was then formed on the n<sup>+</sup>-layer 13, to form clad layer 14, having a lower electron concentration of about  $1 \times 10^{18}/\text{cm}^3$ , under conditions controlled by keeping the temperature of the sapphire substrate 11 at 1150° C. and concurrently supplying  $\text{N}_2$  or  $\text{H}_2$ ,  $\text{NH}_3$ , TMG, TMA, and silane.

[0093] Then about 35 Å of a barrier layer 151 consisting of GaN was formed under conditions controlled by concurrently supplying  $\text{N}_2$  or  $\text{H}_2$ ,  $\text{NH}_3$ , and TMG. And about 35 Å in thickness a well layer 152 consisting of  $\text{Ga}_{0.8}\text{In}_{0.2}\text{N}$  was then formed on the barrier layer 151 under conditions controlled by concurrently supplying  $\text{N}_2$  or  $\text{H}_2$ ,  $\text{NH}_3$ , TMG, and TMA. Similarly, four additional pairs comprising a barrier layer 151 and a well layer 152 were formed in sequence under the same respective conditions. A sixth barrier layer 151 consisting of GaN was then formed on the well layer 152 of the fifth pair. Accordingly, an emission layer 15 having a multiple quantum well (MQW) structure with five periods was formed.

[0094] About 50 nm of Mg-doped p-type  $\text{Al}_{0.15}\text{Ga}_{0.85}\text{N}$  was then formed on the emission layer 15, to produce a clad layer 16, under conditions controlled by keeping the temperature of the substrate 11 at 1100° C. and concurrently supplying  $\text{N}_2$  or  $\text{H}_2$ ,  $\text{NH}_3$ , TMG, TMA, and  $\text{CP}_2\text{Mg}$ .

[0095] About 100 nm of Mg-doped p-type GaN was then formed on the clad layer 16, to form a contact layer 17, under conditions controlled by keeping the temperature of the substrate at 1100° C. and concurrently supplying N<sub>2</sub> or H<sub>2</sub>, NH<sub>3</sub>, TMG, and CP<sub>2</sub>Mg.

[0096] An etching mask was then formed on contact layer 17, and predetermined regions of the mask were removed. Then the exposed portions of the contact layer 17, the clad layer 16, the emission layer 15, the clad layer 14, and some part of the n<sup>+</sup>-layer 13 were etched by reactive ion etching using a gas including chlorine (Cl). Accordingly, a portion of the n<sup>+</sup>-layer 13 was exposed.

[0097] Then an electrode 18A and a light-transmitting electrode 18B were formed on the n<sup>+</sup>-layer 13 and the contact layer 17, respectively, as follows.

[0098] (1) A photoresist layer was formed on the n<sup>+</sup>-layer 13. A window was formed on a predetermined region of the exposed surface of the n<sup>+</sup>-layer 13 by patterning using photolithography. After exhausting a deposition chamber to a high vacuum of at least 10<sup>-6</sup> Torr, about 200 Å of vanadium (V) and about 1.8 μm of aluminum (Al) were deposited on the window and the remaining photoresist. The photoresist layer on the n<sup>+</sup>-layer 13 was then removed. Accordingly, the electrode 18B was formed on the exposed surface of the n<sup>+</sup>-layer 13.

[0099] (2) A second photoresist layer was formed on the contact layer 17. The photoresist layer over the electrode forming portion of contact layer 17 was then removed by patterning using photolithography to form a window.

[0100] (3) After exhausting a deposition chamber to a high vacuum lower than 10<sup>-6</sup> Torr, about 15 Å of cobalt (Co) and about 60 Å of gold (Au) were formed in sequence on the photoresist layer and the exposed surface of the contact layer 17.

[0101] (4) The wafer was taken from the deposition reaction chamber and the cobalt (Co) and gold (Au) laminated on the photoresist layer were removed using a lift-off process, leaving electrode 18A on the contact layer 17.

[0102] (5) To form an electrode pad 20 to improve subsequent bonding, a window was formed in another photoresist layer to expose a portion of electrode 18A. About 1.5 μm of at least one of cobalt (Co) or nickel (Ni), and at least one of gold (Au), aluminum (Al), or an alloy including at least Au or Al were deposited on the photoresist layer and in the window. Then, as in the formation of electrode 18A, the metal film formed on the photoresist layer was removed using a lift-off process to leave electrode pad 20.

[0103] (6) After the atmosphere of the chamber was exhausted by a vacuum pump, O<sub>2</sub> gas is supplied until the pressure reached about 3 Pa. Under conditions controlled by keeping the pressure constant and keeping the temperature of the atmosphere about 550° C., the sample was heated for about 3 minutes. Accordingly, the contact layer 17 and the clad layer 16 were converted to lower resistance p-type layers, and the contact layer 17, the electrode 18A, the n<sup>+</sup>-layer 13 and electrode 18B, respectively, are alloyed.

[0104] Using the process represented by steps (1) to (6), a semiconductor wafer 200 which does not have a mirror structure was formed.

[0105] The processes of forming the mirror structure and separating the wafer into light-emitting semiconductor devices 100 are explained below with reference to FIGS. 2-8.

[0106] FIG. 2 is a cross-sectional view of the semiconductor wafer 200 showing a process of forming separation grooves. As shown in FIG. 2, a separation groove 21, which has a depth sufficient to reach into the substrate 11, was formed by dicing the semiconductor wafer 200 using a blade 40 (a process of forming a separation groove). The depth of the separation groove 21 into the substrate 11 (the depth from the main surface of the substrate) may be in a range between 6 μm and 15 μm. In this embodiment, the depth is adjusted to be about 10 μm.

[0107] The reverse side 11b of the substrate 11 formed in the semiconductor wafer 200 was then polished using a polishing machine until the substrate 11 become a lamella its thickness has been substantially reduced. Accordingly, a wafer whose sectional and plan views are shown in FIGS. 3 and 4, respectively, can be obtained. As shown in FIG. 4, because the portion of the substrate 11 on which the separation groove 21 is formed is thinner than other portions of the substrate 11, the separation groove 21 can be recognized visually from the reverse side 11b of the substrate 11. Here FIGS. 3 and 4 are a schematic cross-sectional view and a schematic plan view from the substrate side (from the reverse side 11b).

[0108] An adhesive sheet 24 which is supported by support ring 60 preferably made of stainless steel was then adhered on the electrode side of the wafer. Accordingly, a wafer whose cross-sectional and plan views are shown in FIGS. 5 and 6A, respectively, can be obtained. Here FIG. 5 is a schematic cross-sectional view of the semiconductor wafer 200 which comprises the adhesive sheet 24 after the adhering process (referred to as a semiconductor wafer 201) and FIGS. 6A and 6B are schematic plan views of the semiconductor wafer 201 from the substrate side which explains the adhering process and the scribing process.

[0109] As shown in FIG. 6B, split lines 25 were formed by scribing the reverse side 11b of the substrate 11 opposite and along the separation grooves 21. FIG. 7 is a cross-sectional view of the semiconductor wafer 201 after forming the split lines 25 via the scribing process.

[0110] Then, by following the process described below, a mirror structure 10 was formed by sequentially laminating a light transmission layer 101, a reflective layer 102, and a corrosion-resistant layer 103 on the reverse side 11b of the substrate 11.

#### Execution condition for Sputtering

[0111] (1) a light transmission layer 101 (about 30 nm of Al<sub>2</sub>O<sub>3</sub>)

[0112] (a) sputtering type: RF sputtering (100 W)

[0113] (b) ultimate degree of vacuum in the atmosphere of a sputtering chamber: 2×10<sup>-4</sup> Pa

[0114] (c) gas pressure of inert gases used for pressure: 4×10<sup>-1</sup> Pa (Ar gas)

[0115] (2) a reflective layer 102 (about 300 nm of Al)

[0116] (a) sputtering type: DC sputtering (200 mA, 380V)

[0117] (b) ultimate degree of vacuum in the atmosphere of a sputtering chamber:  $2 \times 10^{-4}$  Pa

[0118] (c) gas pressure of inert gases used for pressure:  $4 \times 10^{-1}$  Pa (Ar gas)

[0119] (3) a corrosion-resistant layer **103** (about 100 nm in thickness of  $\text{Al}_2\text{O}_3$ )

[0120] (a) sputtering type: RF sputtering (100 W)

[0121] (b) ultimate degree of vacuum in the atmosphere of a sputtering chamber:  $2 \times 10^{-4}$  Pa (c) gas pressure of inert gases used for pressure:  $4 \times 10^{-1}$  Pa (Ar gas)

[0122] Accordingly, the mirror structure **10** shown in **FIG. 8** can be obtained. **FIG. 8** is a schematic cross-sectional view of the semiconductor wafer **201** after forming the mirror structure.

[0123] The wafer was then divided into individual chips by mechanically loading the wafer near the split line to break the wafer and separate the light-emitting devices shown in **FIG. 1**.

[0124] By forming the mirror structure **10** on the reverse side of the substrate **11**, deterioration of the reflectivity of the reflective layer **102** can be prevented. As a result, light emitted downwardly from emission layer **15** can be reflected effectively to provide a high luminous intensity. For example, luminous intensity of the light-emitting device **100** manufactured by applying the method described above is about 130% of that achieved by a conventional light-emitting semiconductor device which does not have a mirror structure formed on the reverse side of its substrate.

[0125] **FIG. 9** is a table showing characteristics of a light-emitting device **100** using a group III nitride compound semiconductor device corresponding to wafer **201** as shown in **FIG. 8** after applying electricity continuously for a given period. Here luminous intensity maintenance rate (%) represents a ratio (percentage) of the luminous intensity of the light-emitting semiconductor device **100** after applying electricity continuously to the initial luminous intensity of the device **100**. As shown in the table of **FIG. 9**, after applying electricity continuously for 500 hours, the luminous intensity of the light-emitting device **100** according to the present invention which comprises the mirror structure **10** is larger than that of the light-emitting device **900** which comprises a conventional mirror structure **90**.

[0126] Unlike the above embodiment, the light transmission layer **101**, the reflection layer **102**, and the corrosion-resistant layer **103** can be formed after separation of the light-emitting devices if so desired.

#### Second Embodiment

[0127] In this embodiment, a method for manufacturing a light-emitting device **100** using a group III nitride compound semiconductor, which is shown in **FIG. 1**, from a semiconductor wafer **300** shown in **FIG. 4** is explained.

[0128] **FIG. 4** is a plan view of the semiconductor wafer **300** viewed from the substrate side (**11b**) after carrying out

the polishing process. The semiconductor wafer **300** is the same as the semiconductor wafer **200** in the first embodiment.

[0129] The semiconductor wafer **300** was cleaned using an organic washing solvent such as acetone, IPA, etc. with the temperature of the surface of the substrate being raised to about 150° C.

[0130] **FIGS. 10A-10C** are views showing a process for forming a mask. **FIGS. 10A and 10B** are plan views and **FIG. 10C** is a cross-sectional view of the semiconductor wafer **300** showing processes of forming a mask and the mirror structure.

[0131] As shown in **FIG. 10A**, the light-emitting device **100** using a group III nitride compound semiconductor, which is to be separated from the semiconductor wafer **300**, is formed in an approximate square each of whose edges (**L1**) is about 330  $\mu\text{m}$ .

[0132] An attached mask **70** made of stainless steel formed in a reticular grid pattern shown in **FIG. 10B**. A width **D2** of the striped parts of this grid pattern which are masked by the attached mask **70** is three times as large as a width **L2** of the striped parts of the separation groove **21**.

[0133] As shown in **FIG. 10C**, the attached mask **70** is positioned approximately parallel to the reverse side **11b** of the substrate **11**. Also, the center lines of the width **D2** of the striped parts of the attached mask **70** approximately correspond to that of the width **L2** of the separation grooves **21**. Accordingly, the process of forming the mask is carried out.

[0134] A distance between the reverse side **11b** of the substrate **11** and the attached mask **70** may be determined according to the thickness, materials, etc. of the mirror structure **10** to be formed thereon. Alternatively, the distance between the reverse side **11b** and the attached mask **70** can be about 0  $\mu\text{m}$  (in contact). Alternatively, the temperature of the surface of the substrate **11** can be raised by supplying electric current to the attached mask **70** to heat it. The temperature of the surface of the substrate **11** need not, however be raised.

[0135] **FIG. 11** is a schematic cross-sectional view of the semiconductor wafer **300** after the process of forming the mirror structure which includes the masking process explained above. The reflective layer **1020** preferably has a multiple layer structure comprising about 900 Å of Ag layer **102a**, about 300 Å of Ni/Mo layer **102b**, and about 3000 Å of Au layer **102c**. These metal layers are preferably formed by carrying out sequential electron beam depositions.

[0136] A corrosion-resistant layer **103** was formed under almost the same conditions as that explained in the first embodiment. The corrosion-resisting layer **103** of this embodiment is, however, optional.

[0137] For a mirror structure **10** having the structure described in this embodiment, the reflectivity of a reflective layer saturates when the thickness of the reflective layer is in a range of about 800 Å to 1000 Å. As a result, sufficiently high reflectivity and excellent corrosion resistance can be obtained at the same time. That is, the mirror structure **10** of the second embodiment can obtain almost the same degree of high reflectivity and excellent corrosion resistance as the mirror structure **10** of the first embodiment.

[0138] After carrying out the same adhesion process as in the first embodiment, a semiconductor wafer **301** comprising an adhesive sheet **24** whose cross-sectional view is shown in **FIG. 12** was obtained.

[0139] Then the same scribing process as described in the first embodiment is carried out, and a semiconductor wafer **301** comprising a split lines **25** whose cross-sectional view is shown in **FIG. 13** was obtained.

[0140] Then, the wafer was divided into chips by mechanically loading the wafer near the split lines to break the wafer and separate the light-emitting devices shown in **FIG. 1**.

[0141] Accordingly, by forming the mirror structure **10** on the reverse side of the substrate **11**, the reflectivity of the reflective layer **1020** (especially the layer **102a** which is the main layer for reflecting the emitted light) can be prevented from deteriorating. As a result, light emitted from the emission layer **15** can be reflected effectively to maintain high luminous intensity over extended periods.

[0142] Because the mirror structure **10** is not formed on the portions where the split lines will be later formed, the separation groove **21** can be recognized visually from the mirror structure side (reverse side) of the semiconductor wafer during the scribing process. Thus scribing after forming the mirror structure on the reverse side of the substrate **11** becomes easy. Also, dividing the semiconductor wafer **301** into pieces of device **100** becomes easy because of the split line.

[0143] In the second embodiment, an adhesive sheet is not used in the process of forming the mirror structure. Because of this, washing and heating the semiconductor wafer **300** at this stage becomes possible. And because an adhesive sheet is not adhered, unwanted gases cannot be volatilized during mirror formation. That enables the formation of a mirror structure having high reflectivity and adhesiveness without the need to form an underlying light transmission layer on the substrate.

[0144] A metal layer of about 1000 Å consisting of rhodium (Rh) can be formed in place of the multiple layer structure of reflective layer **1020**. Rh exhibits excellent adhesion to the substrate and also provides comparatively good corrosion resistance and reflectivity. Thus, by forming a metal layer consisting of such metals, excellent adhesion and reflectivity can be obtained.

[0145] The attached mask consists of stainless steel having a thickness in a range of 20 μm to 500 μm. The thickness of the attached mask is more preferably in a range of about 30 μm to 300 μm, somewhat more preferably in a range of about 30 μm to 101 μm and most preferably around 50 μm. When the attached mask is too thin, the mask may be easily damaged thereby preventing its reuse. When the attached mask is too thick, the thickness of the mirror structure around a boundary of the edge of a region on which the mask is formed tends to become irregular and an accurately attached mask cannot be obtained.

[0146] The width of the striped parts of the grid pattern which are masked by the attached mask is preferably in a range about one to ten times that of the width of the striped parts of the separation groove. Although it may depend on the width of the separation groove, the width of the striped

parts of the attached mask is preferably in a range of about two to five times larger than the width of the separation groove, and more preferably about three times larger than that of the separation groove. When the width of the striped parts masked by the attached mask is too large, the effective area of the mirror structure becomes narrower and the quantity of reflected lights decreases. When the width of the striped parts masked by the attached mask is too small, considerable accuracy is required for positioning the mask and, after the mirror structure is formed, the separation groove may be difficult to recognize from the reverse side thereby increasing the difficulty in positioning a scribing cutter precisely.

[0147] In the above embodiments, the emission layer **15** formed in the light-emitting device **100** has a multiple quantum well (MQW) structure. Alternatively, the emission layer **15** can have a single quantum well (SQW) structure, a single layer structure which comprises a layer consisting of materials such as Ga<sub>0.8</sub>In<sub>0.2</sub>N, quaternary or ternary AlGaIn having an arbitrary composition ratio, etc. In the embodiments, magnesium (Mg) is used as a p-type impurity. Alternatively, group II elements such as beryllium (Be) and zinc (Zn) can be used as a p-type impurity.

[0148] The present invention can be applied to a light-emitting device such as an LED and an LD. Also the present invention can also be applied to a light-receiving device.

[0149] While the invention has been described in connection with what are presently considered to be the most practical and preferred embodiments, it is to be understood that the invention is not to be limited to the disclosed embodiments but, on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.

What is claimed is:

1. A light-emitting semiconductor device comprising:

a substrate;

plural semiconductor layers comprising group III nitride compound semiconductors laminated on the substrate;

an emission layer formed on a first side of the substrate; and

a mirror structure formed on a second side of the substrate opposite the first side,

wherein the mirror structure comprises a light transmission layer having luminous transparency comprising at least one material selected from a group consisting of metal oxides and ceramics, and a metal reflective layer suitable for reflecting light emitted from the emission layer.

2. A light-emitting semiconductor device comprising:

a substrate;

plural semiconductor layers comprising group III nitride compound semiconductors laminated on the substrate;

an emission layer; and

a mirror structure,

wherein the mirror structure comprises a metal reflective layer suitable for reflecting light emitted from the emission layer and a corrosion-resistant layer compris-

ing at least one material selected from the group consisting of metal oxides and ceramics.

3. A light-emitting device comprising a group III nitride compound semiconductor according to claim 1, further comprising a corrosion-resistant layer which comprises at least one metal oxide or ceramic material formed on an exposed surface of the mirror structure.

4. A light-emitting device using a group III nitride compound semiconductor according to claim 1, wherein the reflective layer is formed by using at least one metal from a group consisting of aluminum (Al), silver (Ag), and their alloys.

5. A light-emitting device using a group III nitride compound semiconductor according to claim 2, wherein the reflective layer is formed by using at least one metal from a group consisting of aluminum (Al), silver (Ag), and their alloys.

6. A light-emitting device using a group III nitride compound semiconductor according to claim 1, wherein the thickness of the reflective layer is in a range of 5 nm to 20  $\mu\text{m}$ .

7. A light-emitting device using a group III nitride compound semiconductor according to claim 2, wherein the thickness of said reflective layer is in a range of 5 nm to 20  $\mu\text{m}$ .

8. A light-emitting device using a group III nitride compound semiconductor according to claim 1, wherein said light transmission layer comprises at least one material selected from a group of metal oxides and oxides consisting of  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ ,  $\text{MgO}$ ,  $\text{MgCO}_3$ ,  $\text{Ta}_2\text{O}_5$ ,  $\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ ,  $\text{SiO}_2$ ,  $\text{SnO}_2$ , and  $\text{ZrO}_2$ .

9. A light-emitting device using a group III nitride compound semiconductor according to claim 2, wherein said light transmission layer comprises at least one material selected from a group of metal oxides and oxides consisting of  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ ,  $\text{MgO}$ ,  $\text{MgCO}_3$ ,  $\text{Ta}_2\text{O}_5$ ,  $\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ ,  $\text{SiO}_2$ ,  $\text{SnO}_2$ , and  $\text{ZrO}_2$ .

10. A light-emitting device using a group III nitride compound semiconductor according to claim 4, wherein said light transmission layer comprises at least one material selected from a group of metal oxides and oxides consisting of  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ ,  $\text{MgO}$ ,  $\text{MgCO}_3$ ,  $\text{Ta}_2\text{O}_5$ ,  $\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ ,  $\text{SiO}_2$ ,  $\text{SnO}_2$ , and  $\text{ZrO}_2$ .

11. A light-emitting device using group III nitride group compound semiconductor according to claim 5, wherein said light transmission layer comprises at least one material selected from a group of metal oxides and oxides consisting of  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ ,  $\text{MgO}$ ,  $\text{MgCO}_3$ ,  $\text{Ta}_2\text{O}_5$ ,  $\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ ,  $\text{SiO}_2$ ,  $\text{SnO}_2$ , and  $\text{ZrO}_2$ .

12. A light-emitting device using group III nitride group compound semiconductor according to claim 6, wherein said light transmission layer comprises at least one material selected from a group of metal oxides and oxides consisting of  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ ,  $\text{MgO}$ ,  $\text{MgCO}_3$ ,  $\text{Ta}_2\text{O}_5$ ,  $\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ ,  $\text{SiO}_2$ ,  $\text{SnO}_2$ , and  $\text{ZrO}_2$ .

13. A light-emitting device using group III nitride group compound semiconductor according to claim 7, wherein said light transmission layer comprises at least one material selected from a group of metal oxides and oxides consisting of  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ ,  $\text{MgO}$ ,  $\text{MgCO}_3$ ,  $\text{Ta}_2\text{O}_5$ ,  $\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ ,  $\text{SiO}_2$ ,  $\text{SnO}_2$ , and  $\text{ZrO}_2$ .

14. A light-emitting device using a group III nitride compound semiconductor according to claim 1, wherein a thickness of the light transmission layer is in a range of about 5 nm to 10  $\mu\text{m}$ .

15. A light-emitting device using a group III nitride compound semiconductor according to claim 8, wherein a thickness of the light transmission layer is in a range of about 5 nm to 10  $\mu\text{m}$ .

16. A light-emitting device using a group III nitride compound semiconductor according to claim 9, wherein a thickness of said light transmission layer is in a range of 5 nm to 10  $\mu\text{m}$ .

17. A light-emitting device using a group III nitride compound semiconductor according to claim 10, wherein a thickness of the light transmission layer is in a range of about 5 nm to 10  $\mu\text{m}$ .

18. A light-emitting device using a group III nitride compound semiconductor according to claim 11, wherein a thickness of the light transmission layer is in a range of about 5 nm to 10  $\mu\text{m}$ .

19. A light-emitting device using a group III nitride compound semiconductor according to claim 12, wherein a thickness of the light transmission layer is in a range of about 5 nm to 10  $\mu\text{m}$ .

20. A light-emitting device using a group III nitride compound semiconductor according to claim 13, wherein a thickness of the light transmission layer is in a range of about 5 nm to 10  $\mu\text{m}$ .

21. A light-emitting device using group III nitride group compound semiconductor according to claim 2, wherein the corrosion-resistant layer comprises at least one material selected from a group consisting of  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ ,  $\text{MgO}$ ,  $\text{MgCO}_3$ ,  $\text{Ta}_2\text{O}_5$ ,  $\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ ,  $\text{SiO}_2$ ,  $\text{ZrO}_2$ , metal carbides, metal nitrides, and metal borides.

22. A light-emitting device using a group III nitride compound semiconductor according to claim 2, wherein a thickness of the corrosion-resisting layer is in a range of about 5 nm to 10  $\mu\text{m}$ .

23. A light-emitting device using a group III nitride compound semiconductor according to claim 21, wherein a thickness of the corrosion-resisting layer is in a range of about 5 nm to 10  $\mu\text{m}$ .

24. A light-emitting device using a group III nitride compound semiconductor according to claim 1, wherein the substrate comprises sapphire and has a thickness in a range of about 75  $\mu\text{m}$  to 150  $\mu\text{m}$ .

25. A light-emitting device using a group III nitride compound semiconductor according to claim 2, wherein the substrate comprises sapphire and has a thickness in a range of about 75  $\mu\text{m}$  to 150  $\mu\text{m}$ .

26. A light-emitting device using a group III nitride compound semiconductor according to claim 1, wherein the reflective layer is comprises at least one metal selected from a group consisting of rhodium (Rh), ruthenium (Ru), platinum (Pt), gold (Au), copper (Cu), palladium (Pd), chromium (Cr), nickel (Ni), cobalt (Co), titanium (Ti), indium (In), molybdenum (Mo), and their alloys.

27. A light-emitting device using a group III nitride group compound semiconductor according to claim 2, wherein the reflective layer comprises at least one metal selected from a group consisting of rhodium (Rh), ruthenium (Ru), platinum (Pt), gold (Au), copper (Cu), palladium (Pd), chromium (Cr), nickel (Ni), cobalt (Co), titanium (Ti), indium (In), molybdenum (Mo), and their alloys.

**28.** A light-emitting device using a group III nitride group compound semiconductor according to claim 8, wherein the reflective layer comprises at least one metal selected from a group consisting of rhodium (Rh), ruthenium (Ru), platinum (Pt), gold (Au), copper (Cu), palladium (Pd), chromium (Cr), nickel (Ni), cobalt (Co), titanium (Ti), indium (In), molybdenum (Mo), and their alloys.

**29.** A light-emitting device using a group III nitride group compound semiconductor according to claim 9, wherein the reflective layer comprises at least one metal selected from a group consisting of rhodium (Rh), ruthenium (Ru), platinum (Pt), gold (Au), copper (Cu), palladium (Pd), chromium (Cr), nickel (Ni), cobalt (Co), titanium (Ti), indium (In), molybdenum (Mo), and their alloys.

**30.** A light-emitting device using a group III nitride compound semiconductor according to claim 1, wherein the reflective layer has a multi-layer structure comprising a plurality of metal layers.

**31.** A light-emitting device using a group III nitride compound semiconductor according to claim 2, wherein the reflective layer has a multi-layer structure comprising a plurality of metal layers.

**32.** A method for manufacturing a light-emitting device using a group III nitride compound semiconductor according to claim 1, comprising a process of:

forming a mirror structure,

wherein said process comprises the steps of sequentially forming a light transmission layer, a reflective layer, and a corrosion-resistant layer.

**33.** A method for manufacturing a light-emitting device using a group III nitride compound semiconductor according to claim 2, comprising a process of:

forming a mirror structure,

wherein said process comprises the steps of sequentially forming a light transmission layer, a reflective layer, and a corrosion-resistant layer.

**34.** A method for manufacturing a light-emitting device using a group III nitride compound semiconductor according to claim 32, further comprising a step of:

a breaking process for separating the semiconductor wafer into individual light-emitting devices.

**35.** A method for manufacturing a light-emitting device using a group III nitride compound semiconductor according to claim 33, further comprising a step of:

a breaking process for separating the semiconductor wafer into individual light-emitting devices.

**36.** A method for manufacturing a light-emitting device using a group III nitride compound semiconductor according to claim 32, further comprising the steps of:

a process for forming separation grooves for separating the semiconductor wafer into individual light-emitting semiconductor devices by cutting the electrode side of said wafer to a predetermined depth;

a lamellar process comprising grinding or polishing the substrate to a predetermined thickness;

an adhesion process for adhering the semiconductor wafer to an adhesive sheet to expose a surface of the substrate;

a scribing process for scribing split lines into the exposed surface of the substrate for dividing the wafer into individual light-emitting semiconductor devices; and

a process for forming the mirror structure on the exposed surface of the substrate.

**37.** A method for manufacturing a light-emitting device using a group III nitride compound semiconductor according to claim 33, further comprising the steps of:

a process for forming separation grooves for separating the semiconductor wafer into individual light-emitting semiconductor devices by cutting an electrode side of the wafer to a predetermined depth;

a lamellar process comprising grinding or polishing the substrate to a predetermined thickness;

an adhesion process for adhering the semiconductor wafer to an adhesive sheet to expose a surface of the substrate;

a scribing process for scribing split lines on the exposed surface of the substrate dividing the wafer into individual light-emitting semiconductor devices; and

a process for forming the mirror structure.

\* \* \* \* \*