SWITCHING IN AMPLIFIER WITH CONFIGURABLE FINAL OUTPUT STAGE

Applicant: Cirrus Logic International Semiconductor Ltd., Edinburgh (GB)

Inventors: Lei Zhu, Austin, TX (US); Xin Zhao, Austin, TX (US); Alan Mark Morton, Austin, TX (US); Tejasvi Das, Austin, TX (US); Ku He, Austin, TX (US); Xiaofan Fei, Austin, TX (US)

Assignee: Cirrus Logic, Inc., Austin, TX (US)

Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Filed: Apr. 14, 2017

Int. Cl.
H03F 3/217 (2006.01)
H03F 3/187 (2006.01)

U.S. Cl.
CPC H03F 3/2178 (2013.01); H03F 3/187 (2013.01); H03F 2200/03 (2013.01); H03F 2200/375 (2013.01); H03F 2200/411 (2013.01)

Field of Classification Search
CPC H03F 3/217
USPC 330/51, 251, 207

References Cited
U.S. PATENT DOCUMENTS
4,346,349 A 8/1982 Yokoyama
4,441,081 A 4/1984 Jenkins
4,446,440 A 5/1984 Bell
4,493,091 A 1/1985 Gundry
4,890,107 A 12/1989 Perce

ABSTRACT
An amplifier may include a final output stage switchable among a plurality of modes comprising a mode which is enabled by coupling an output driver to an output of the final output stage and a preconditioning circuit coupled to the output of the final output stage. The preconditioning circuit may be configured to precondition at least one of a voltage and a current of the output of the final output stage prior to coupling the output driver to the output of the final output stage to limit audio artifacts caused by switching the final output stage to the mode or may be configured to perform a switching sequence to switch between a first mode and a second mode of the plurality of modes, such that at all points of the switching sequence, output terminals of the output of the final output stage have a known impedance.

28 Claims, 5 Drawing Sheets
References Cited

U.S. PATENT DOCUMENTS

2012/0274490 A1 11/2012 Kidambhi et al.
2012/0293348 A1 11/2012 Snegirev et al.
2013/0166635 A1 5/2013 Doi
2013/0129117 A1 5/2013 Thomsen et al.
2013/0188808 A1 7/2013 Pereira et al.
2013/0241753 A1 9/2013 Nozaki
2014/0126747 A1 5/2014 Huang
2014/0363834 A1 12/2014 Hsu
2015/0090979 A1 1/2015 Bojer
2015/0214974 A1 7/2015 Curriivan
2015/0249466 A1 9/2015 Elyada
2015/0295584 A1 10/2015 Das et al.
2015/0381130 A1 12/2015 Das et al.
2017/0047895 A1 2/2017 Zanbaghi
2017/0374459 A1 12/2017 Satoskar

FOREIGN PATENT DOCUMENTS

EP 2207264 A1 7/2010
GB 1599401 A 9/1991
GB 2119189 A 11/1983
GB 2307121 A 6/1997
GB 2507096 A 4/2014
GB 2527637 A 12/2015
GB 2527637 B 10/2016
GB 2537694 A 10/2016
GB 2537697 A 10/2016
GB 2539157 A 12/2016
JP 2008294803 A 12/2008
WO 0237586 A2 5/2002
WO 2007005380 A2 1/2007
WO 201413471 A1 7/2014
WO 2015160655 A1 10/2015
WO 2016040336 A1 10/2016
WO 2017116629 A1 7/2017

OTHER PUBLICATIONS

Combined Search and Examination Report under Sections 17 and 18(3) of the UKIPO, Application No. GB1600528.2, dated Jul. 7, 2016, 8 pages.
Combined Search and Examination Report, GB Application No. GB150578.6, dated Aug. 3, 2015, 3 pages.
References Cited

OTHER PUBLICATIONS


* cited by examiner
PRECONDITIONING CIRCUIT

CLASS-D AUDIO OUTPUT STAGE

CLASS-AB AUDIO OUTPUT STAGE

INTEGRATOR

CONTROL CIRCUIT

FIG. 3
FIG. 6

FIG. 7

FIG. 8
Fig. 9:

1. **START**

2. $V_{IN} < \text{threshold}$?
   - NO
   - YES
   - $V_{OUT} \neq 0$?
     - NO
     - YES
     - POWER ON CLASS-AB AMPLIFIER 44

3. CLASS-AB AMPLIFIER 44 SETTLED?
   - NO
   - YES
   - ENABLE CLAMP 46

4. DISABLE CLASS-D AMPLIFIER 42

5. RAMP COMMON MODE VOLTAGE OF AUDIO OUTPUT SIGNAL $V_{OUT}$ TO PREDETERMINED VALUE

6. FULLY ENABLE CLASS-AB AMPLIFIER 44

7. DISABLE CLAMP 46

8. **END**

Fig. 10:

1. **START**

2. $V_{IN} > \text{threshold}$?
   - NO
   - YES
   - $V_{OUT} \neq 0$?
     - NO
     - YES
     - POWER ON CLASS-D AMPLIFIER 44

3. CLASS-D AMPLIFIER 42 SETTLED?
   - NO
   - YES
   - ENABLE CLAMP 46

4. DISABLE CLASS-AB AMPLIFIER 42

5. RAMP COMMON MODE VOLTAGE OF AUDIO OUTPUT SIGNAL $V_{OUT}$ TO ZERO

6. FULLY ENABLE CLASS-D AMPLIFIER 42

7. DISABLE CLAMP 46

8. **END**
SWITCHING IN AMPLIFIER WITH CONFIGURABLE FINAL OUTPUT STAGE

RELATED APPLICATION

The present disclosure is related to U.S. patent application Ser. No. 15/277,465, filed Sep. 27, 2016, and entitled “Amplifier with Configurable Final Output Stage,” which is incorporated herein by reference.

FIELD OF DISCLOSURE

The present disclosure relates in general to circuits for audio devices, including without limitation personal audio devices, such as wireless telephones and media players, and more specifically, to systems and methods relating to switching between configurations of an amplifier with a configurable final output stage.

BACKGROUND

Personal audio devices, including wireless telephones, such as mobile/cellular telephones, cordless telephones, mp3 players, and other consumer audio devices, are in widespread use. Such personal audio devices may include circuitry for driving a pair of headphones or one or more speakers. Such circuitry often includes a power amplifier for driving an audio output signal to headphones or speakers. Generally speaking, a power amplifier amplifies an audio signal by taking energy from a power supply and controlling an audio output signal to match an input signal shape but with a larger amplitude.

One example of an audio amplifier is a class-D amplifier. A class-D amplifier (also known as a “switching amplifier”) may comprise an electronic amplifier in which the amplifying devices (e.g., transistors, typically metal-oxide-semiconductor field effect transistors) operate as electronic switches, and not as linear gain devices as in other amplifiers (e.g., class-A, class-B, and class-AB amplifiers). In a class-D amplifier, an analog signal to be amplified may be converted to a series of pulses by pulse-width modulation, pulse-density modulation, or other method of modulation, such that the analog signal is converted into a modulated signal in which a characteristic of the signals of the modulated signal (e.g., pulse width, pulse density, etc.) is a function of the magnitude of the analog signal. After amplification with a class-D amplifier, the output pulse train may be converted back to an unmodulated analog signal by passing through a passive low-pass filter, wherein such low-pass filter may be inherent in the class-D amplifier or a load driven by the class-D amplifier. Class-D amplifiers are often used since the fact that they may be more power efficient than linear analog amplifiers, in that class-D amplifiers may dissipate less power as heat in active devices as compared to linear analog amplifiers. However, class-D amplifiers may have high quiescent power when amplifying low-magnitude signals and may require a large amount of area in order to meet stringent dynamic range requirements in audio devices.

Accordingly, it may be desirable to have an amplifier that has a configurable final output stage, wherein the final output stage is configurable between a Class-AB output stage and a Class-D output stage. However, having an amplifier with a configurable output stage may be susceptible to audio artifacts caused by switching between the modes of the final output stage.

SUMMARY

In accordance with the teachings of the present disclosure, one or more disadvantages and problems associated with existing approaches to signal amplification in an audio system may be reduced or eliminated.

In accordance with embodiments of the present disclosure, an amplifier may include a final output stage switchable among a plurality of modes comprising a mode which is enabled by coupling an output driver to an output of the final output stage and a preconditioning circuit coupled to the output of the final output stage, and configured to precondition at least one of a voltage and a current of the output of the final output stage prior to coupling the output driver to the output of the final output stage to limit audio artifacts caused by switching the final output stage to the mode.

In accordance with these and other embodiments of the present disclosure, an amplifier may include a final output stage switchable among a plurality of modes including at least a first mode wherein a first path is coupled to an output of the final output stage and a second mode wherein a second path is coupled to the output of the final output stage and a preconditioning circuit coupled to the output of the final output stage, and configured to perform a switching sequence to switch between the first mode and the second mode, such that at all points of the switching sequence, output terminals of the output of the final output stage have a known impedance.

In accordance with these and other embodiments of the present disclosure, a method may include, in an amplifier comprising a final output stage switchable among a plurality of modes comprising a mode which is enabled by coupling an output driver to an output of the final output stage, preconditioning at least one of a voltage and a current of the output of the final output stage prior to coupling the output driver to the output of the final output stage to limit audio artifacts caused by switching the final output stage to the mode.

In accordance with these and other embodiments of the present disclosure, a method may include, in an amplifier comprising a final output stage switchable among a plurality of modes including at least a first mode wherein a first path is coupled to an output of the final output stage and a second mode wherein a second path is coupled to the output of the final output stage, performing a switching sequence to switch between the first mode and the second mode, such that at all points of the switching sequence, output terminals of the output of the final output stage have a known impedance.

Technical advantages of the present disclosure may be readily apparent to one skilled in the art from the figures, description and claims included herein. The objects and advantages of the embodiments will be realized and achieved at least by the elements, features, and combinations particularly pointed out in the claims.

It is to be understood that both the foregoing general description and the following detailed description are examples and explanatory and are not restrictive of the claims set forth in this disclosure.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the present embodiments and advantages thereof may be acquired by referring to the following description taken in conjunction with the
accompanying drawings, in which like reference numbers indicate like features, and wherein:

FIG. 1 is an illustration of an example personal audio device, in accordance with embodiments of the present disclosure;

FIG. 2 is a block diagram of selected components of an example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure;

FIG. 3 is a block diagram of selected components of an example amplifier, in accordance with embodiments of the present disclosure;

FIG. 4 is a block diagram of selected components of an example class-AB audio output stage, in accordance with embodiments of the present disclosure;

FIG. 5 is a block diagram of selected components of another example class-AB audio output stage, in accordance with embodiments of the present disclosure;

FIG. 6 is a block diagram of selected components of an example preconditioning circuit, in accordance with embodiments of the present disclosure;

FIG. 7 is a circuit diagram of selected components of an example quick charge circuit, in accordance with embodiments of the present disclosure;

FIG. 8 is a block diagram of selected components of another example preconditioning circuit, in accordance with embodiments of the present disclosure;

FIG. 9 is a flow chart of an example method for switching between a first mode of a final output stage of an amplifier and a second mode of the final output stage of the amplifier, in accordance with embodiments of the present disclosure; and

FIG. 10 is a flow chart of an example method for switching between a second mode of a final output stage of an amplifier and a first mode of the final output stage of the amplifier, in accordance with embodiments of the present disclosure.

DETAILED DESCRIPTION

FIG. 1 is an illustration of an example personal audio device 1, in accordance with embodiments of the present disclosure. FIG. 1 depicts personal audio device 1 coupled to a headset 3 in the form of a pair of earbud speakers 8A and 8B. Headset 3 depicted in FIG. 1 is merely an example, and it is understood that personal audio device 1 may be used in connection with a variety of audio transducers, including without limitation, headphones, earbuds, in-ear earphones, and external speakers. A plug 4 may provide for connection of headset 3 to an electrical terminal of personal audio device 1. Personal audio device 1 may provide a display to a user and receive user input using a touch screen 2, or alternatively, a standard liquid crystal display (LCD) may be combined with various buttons, sliders, and/or dials disposed on the face and/or sides of personal audio device 1. As also shown in FIG. 1, personal audio device 1 may include an audio integrated circuit (IC) 9 for generating an analog audio signal for transmission to headset 3 and/or another audio transducer.

FIG. 2 is a block diagram of selected components of an example audio IC 9 of a personal audio device, in accordance with embodiments of the present disclosure. In some embodiments, example audio IC 9 may be used to implement audio IC 9 of FIG. 1. As shown in FIG. 2, a microcontroller core 18 may supply a digital audio input signal DIG_IN to a digital-to-analog converter (DAC) 14, which may convert the digital audio input signal to an analog input signal V_IN. DAC 14 may supply analog signal V_IN to an amplifier 16 which may amplify or attenuate analog input signal V_IN to provide a audio output signal V_OUT which may operate a speaker, headphone transducer, a line level signal output, and/or other suitable output.

FIG. 3 is a block diagram of selected components of an example amplifier 16, in accordance with embodiments of the present disclosure. As shown in FIG. 3, amplifier 16 may include a first stage 22 (e.g., an analog front end) configured to receive analog input signal V_IN at an amplifier input of amplifier 16 and generate an intermediate signal V_INT which is a function of analog input signal V_IN, a final output stage 24 configured to generate audio output signal V_OUT at an amplifier output of amplifier 16 as a function of intermediate signal V_INT, a signal feedback network 26 coupled between the amplifier output and the amplifier input, and a control circuit 28 for controlling the operation of certain components of amplifier 16, as described in greater detail below.

First stage 22 may include any suitable analog front end circuit for conditioning analog input signal V_IN for use by final output stage 24. For example, first stage 22 may include one or more analog integrators 32 cascaded in series, as shown in FIG. 3.

Final output stage 24 may include any suitable driving circuit for driving audio output signal V_OUT as a function of intermediate signal V_INT (thus, also making audio output signal V_OUT a function of analog input signal V_IN) wherein final output stage 24 is switchable among a plurality of modes including at least a first mode in which final output stage 24 generates audio output signal V_OUT as a modulated output signal which is a function of intermediate signal V_INT and a second mode in which final output stage 24 generates audio output signal V_OUT as an unmodulated output signal which is a function of intermediate signal V_INT. To carry out this functionality, final output stage 24 may include a class-D audio output stage 42 which may be enabled in the first mode (and disabled in the second mode) to generate audio output signal V_OUT as a modulated output signal which is a function of intermediate signal V_INT and a class-AB audio output stage 44 which may be enabled in the second mode (and disabled in the first mode) to generate audio output signal V_OUT as an unmodulated output signal which is a function of intermediate signal V_INT.

Class-D audio output stage 42 may comprise any suitable system, device, or apparatus configured to amplify intermediate signal V_INT and convert intermediate signal V_INT into a series of pulses by pulse-width modulation, pulse-density modulation, or another method of modulation, such that intermediate signal V_INT is converted into a modulated signal in which a characteristic of the pulses of the modulated signal (e.g., pulse width, pulse density, etc.) is a function of the magnitude of intermediate signal V_INT. After amplification by class-D audio output stage 42, its output pulse train may be converted back to an unmodulated analog signal by passing through a passive low-pass filter, wherein such low-pass filter may be inherent in output circuitry of class-D audio output stage 42 or a load driven by final output stage 24. As shown in FIG. 3, class-D audio output stage 42 may include a control input for receiving a control input from control circuit 28 in order to selectively enable class-D audio output stage 42 during the first mode and disable class-D audio output stage 42 during the second mode (e.g., prevent class-D audio output stage 42 from driving the amplifier output of amplifier 16 by disabling or decoupling a supply voltage from class-D audio output stage 42 or by disabling or decoupling driving devices of the amplifier output of amplifier 16).
Class-AB audio output stage 44 may comprise any suitable system, device, or apparatus configured to amplify intermediate signal $V_{INT}$ with a gain and convert intermediate signal $V_{INT}$ into an unmodulated audio output signal $V_{OUT}$. For example, in some embodiments, unmodulated audio output signal $V_{OUT}$ may include a continuous-time baseband signal (e.g., an audio baseband signal). As shown in FIG. 3, class-AB audio output stage 44 may include a control input for receiving a control input from control circuit 28 in order to selectively enable class-AB audio output stage 44 during the second mode and disable class-AB audio output stage 44 during the first mode (e.g., prevent class-AB audio output stage 44 from driving the amplifier output of amplifier 16 by disabling or decoupling a supply voltage from class-AB audio output stage 44 or by disabling or decoupling driving devices of the amplifier output of amplifier 16). Example implementations of class-AB audio output stage 44 are depicted in FIGS. 4 and 5 and described in greater detail below.

As shown in FIG. 3, final output stage 24 may include a signal feedback network 50 for feeding back a signal indicative of audio output signal $V_{OUT}$ to the input of final output stage 24, thus forming a feedback loop around Class-AB audio output stage 44. For example, as shown in FIG. 3, signal feedback network 50 may include resistors and/or other suitable circuit elements.

In some embodiments, a signal gain (e.g., $V_{OUT}/V_{INT}$) of final output stage 24 in the first mode may be approximately equal to the signal gain of final output stage 24 in the second mode. In these and other embodiments, an offset (e.g., direct current offset) of final output stage 24 in the first mode may be approximately equal to the offset of final output stage 24 in the second mode.

As shown in FIG. 3, final output stage 24 may also include a preconditioning circuit 49 coupled to one or both of the output terminals of the amplifier output of amplifier 16, with preconditioning circuit 49 having a control input received from control circuit 28 for controlling functionality of preconditioning circuit 49, as described in greater detail below. In some embodiments, preconditioning circuit 49 may be configured to precondition at least one of a voltage (e.g., voltage $V_{OUT}$) and a current of the output (e.g., a current flowing into a load coupled across the terminals of voltage $V_{OUT}$) of final output stage 24 prior to switching between modes of final output stage 24 in order to limit audio artifacts caused by switching final output stage 24 between modes. For example, preconditioning circuit 49 may precondition at least one of the voltage and the current of the output of final output stage 24 prior to switching between modes of final output stage 24 by charging each of the output terminals of the output of final output stage 24 to a common mode voltage of a class-AB output driver stage integral to class-AB audio output stage 44. In these and other embodiments, preconditioning circuit 49 may be configured to perform a switching sequence to switch between modes of final output stage 24, such that at all points of the switching sequence, output terminals of the output of final output stage 24 have a known impedance.

Signal feedback network 26 may include any suitable feedback network for feeding back a signal indicative of audio output signal $V_{OUT}$ to the amplifier input of amplifier 16. For example, as shown in FIG. 3, signal feedback network 26 may include variable feedback resistors 48, wherein resistances of variable feedback resistors 48 are controlled by control signals received from control circuit 28, as described in greater detail below.

Thus, final output stage 24 may operate as an open-loop switched-mode driver in the first mode and may operate as a continuous-time closed-loop amplifier in the second mode. In addition, when the final output stage is operating in the second mode, amplifier 16 may comprise a first feedback loop including signal feedback network 26 and a second feedback loop coupled between the amplifier output and the intermediate output implemented by signal feedback network 50.

Control circuit 28 may include any suitable system, device, or apparatus configured to receive information indicative of audio output voltage $V_{OUT}$, intermediate signal $V_{INT}$, and/or other operational characteristics of amplifier 16, and based at least thereon, control operation of one or more components of amplifier 16. For example, control circuit 28 may be configured to, based on a characteristic of analog input signal $V_{IN}$ (e.g., which may be determined from receiving and analyzing intermediate signal $V_{INT}$ and/or audio output signal $V_{OUT}$), switch between the first mode and the second mode of final output stage 24. Such characteristic may include one or more of a frequency of analog input signal $V_{IN}$, an amplitude of analog input signal $V_{IN}$, a signal-to-noise ratio of analog input signal $V_{IN}$, a noise floor of analog input signal $V_{IN}$, or another noise characteristic of analog input signal $V_{IN}$. For example, in some embodiments, control circuit 28 may be configured to switch final output stage 24 from the first mode to the second mode when an amplitude of analog input signal $V_{IN}$ decreases below a threshold amplitude, and may be configured to switch final output stage 24 from the second mode to the first mode when an amplitude of analog input signal $V_{IN}$ increases above the same threshold amplitude or another threshold amplitude. In some embodiments, to reduce audio artifacts associated with switching between modes, control circuit 28 may also be configured to switch between modes only when the amplitude of audio output signal $V_{OUT}$ is approximately zero (e.g., when a modulated signal generated by class-D audio output stage 42 is at its minimum voltage in its generated pulse train).

In these and other embodiments, control circuit 28 may further be configured to, in order to reduce audio artifacts induced by switching between the two modes, cause final output stage 24 to switch between the first mode and the second mode at an approximate completion of a modulation period of the modulated output signal output by Class-D audio output stage 42, and cause final output stage 24 to switch between the second mode and the first mode at an approximate beginning of another modulation period of the modulated output signal output by Class-D audio output stage 42.

In these and other embodiments, control circuit 28 may further be configured to, in order to reduce audio artifacts induced by switching between the two modes, control pre-conditioning circuit 49 and components thereof as described elsewhere in this disclosure.

In addition, control circuit 28 may also be configured to perform calibration of final output stage 24. For example, control circuit 28 may receive and analyze intermediate signal $V_{INT}$ and audio output signal $V_{OUT}$ to determine a gain of class-D audio output stage 42 (e.g., the signal gain of final output stage 24 in the first mode) and a gain of class-AB audio output stage 44 (e.g., the signal gain of final output stage 24 in the second mode), and based thereon, modify the gain of class-D audio output stage 42 and/or the gain of class-AB audio output stage 44 in order to calibrate the signal gain of final output stage 24 in the second mode to match the signal gain of final output stage 24 in the first mode.
mode. As another example, control circuit 28 may receive and analyze intermediate signal \( V_{INT} \) and/or audio output signal \( V_{OUT} \) to determine an offset (e.g., direct current offset) of class-D audio output stage 42 (e.g., the offset of final output stage 24 in the first mode) and an offset of class-AB audio output stage 44 (e.g., the offset of final output stage 24 in the second mode), and based thereon, modify the offset of class-D audio output stage 42 and/or the offset of class-AB audio output stage 44 in order to calibrate the offset of final output stage 24 in the second mode to match the offset of final output stage 24 in the first mode.

In these and other embodiments, control circuit 28 may also be configured to control characteristics of first stage 22 (e.g., integrator 32) and/or signal feedback network 26. Control circuit 28 may maintain such characteristics and structure of first stage 22 and signal feedback network 26 as static when switching between the first mode and the second mode of final output stage 24 and when switching between the second mode and the first mode. Maintaining the characteristics and structure of first stage 22 and signal feedback network 26 as static when switching between modes allows the modes to share the same analog front end and feedback network, thus reducing or minimizing the likelihood of mismatched signal gain and offset between the modes, and thus reducing or minimizing audio artifacts caused by switching between modes. However, after control circuit 28 has switched final output stage 24 to the second mode (e.g., amplifier output driven by class-AB audio output stage 44), control circuit 28 may modify characteristics of first stage 22 and/or signal feedback network 26 in order to decrease a noise floor of amplifier 16. For example, in some embodiments, control circuit 28 may modify characteristics of integrator 32 (e.g., resistances and/or capacitances of filters internal to integrator 32) and/or other components of first stage 22 in order to decrease a noise floor of amplifier 16 when final output stage 24 operates in the second mode. As another example, in these and other embodiments, control circuit 28 may modify characteristics of signal feedback network 26 (e.g., resistances of variable feedback resistors 48) in order to decrease a noise floor of amplifier 16 when final output stage 24 operates in the second mode. When making such modification, control circuit 28 may, before switching final output stage from the second mode to the first mode, return such characteristics to their unmodified states.

FIG. 4 is a block diagram of selected components of an example class-AB audio output stage 44A, in accordance with embodiments of the present disclosure. In some embodiments, class-AB audio output stage 44 of amplifier 16 may be implemented using class-AB audio output stage 44A. As depicted, class-AB audio output stage 44A may include a class-AB driver stage 90, switches 92, and switches 94 arranged along with signal feedback network 50 as shown in FIG. 4. In operation, when switching between modes of final output stage 24 from its class-D mode of operation to class-AB mode of operation, such switching may first involve powering on components of class-AB audio output stage 44A including class-AB driver stage 90 from a powered-off or powered-down state. After powering on components of class-AB audio output stage 44A including class-AB driver stage 90, switches 92 may be activated (e.g., closed, enabled, turned on) and switches 94 deactivated (e.g., opened, disabled, turned off) under the control of control signals communicated from control circuit 28 to allow operation of class-AB audio output stage 44A to settle into a normal steady-state operation before coupling the output of class-AB driver stage 90 to the output of final output stage 24. After class-AB output stage 44A has settled (and other conditions for switching between modes of final output stage 24 have been satisfied, as described elsewhere in this disclosure), switches 94 may be activated and switches 92 deactivated under the control of control signals communicated from control circuit 28 in order to couple the output of class-AB driver stage 90 to the output of final output stage 24.

FIG. 5 is a block diagram of selected components of another example class-AB audio output stage 44B, in accordance with embodiments of the present disclosure. In some embodiments, class-AB audio output stage 44 of amplifier 16 may be implemented using class-AB audio output stage 44B. Class-AB audio output stage 44B may in many respects be similar to class-AB audio output stage 44A of FIG. 4, and thus, only the main differences between class-AB audio output stage 44B and class-AB audio output stage 44A may be described below. As shown in FIG. 5, class-AB audio output stage 44B may include a p-type metal-oxide-semiconductor field-effect transistor (p-MOSFET) 96, an n-type metal-oxide-semiconductor field-effect transistor (n-MOSFET) 98, and additional switches 94 beyond those present in class-AB audio output stage 44A of FIG. 4. The characteristics of p-MOSFET 96 and n-MOSFET 98 may be such that they replicate characteristics of analogous devices integral to that of class-AB driver stage 90.

Thus, in operation, when switching between modes of final output stage 24 from its class-D mode of operation to class-AB mode of operation, switches 92 may be activated and switches 94 deactivated under the control of control signals communicated from control circuit 28 to allow operation of class-AB audio output stage 44B to settle into a normal steady-state operation before coupling the output of class-AB driver stage 90 to the output of final output stage 24. After class-AB output stage 44B has settled (and other conditions for switching between modes of final output stage 24 have been satisfied, as described elsewhere in this disclosure), switches 94 may be activated and switches 92 deactivated under the control of control signals communicated from control circuit 28 in order to couple the output of class-AB driver stage 90 to the output of final output stage 24. Accordingly, during the process of switching between modes of final output stage 24 from its class-D mode of operation to class-AB mode of operation, the replica of class-AB driver stage 90 formed by p-MOSFET 96 and n-MOSFET 98 may precondition at least one of the voltage (e.g., voltage \( V_{OUT} \)) and the current of the output of final output stage 28 by charging the output to a common mode voltage of class-AB driver stage 90 using a replica of class-AB driver stage 90 to provide the common mode voltage.

Although FIG. 5 depicts that the replica of class-AB driver stage 90 formed by p-MOSFET 96 and n-MOSFET 98 is present within class-AB audio output stage 44B, in some embodiments, such replica and one or more other components depicted in FIG. 5 as integral to class-AB audio output stage 44B may instead be integral to preconditioning circuit 49 described elsewhere herein.

FIG. 6 is a block diagram of selected components of an example preconditioning circuit 49A, in accordance with embodiments of the present disclosure. In some embodiments, preconditioning circuit 49 of amplifier 16 may be implemented using preconditioning circuit 49A. As shown in FIG. 6, preconditioning circuit 49A may include a clamp 46 and a quick charge circuit 47. Clamp 46, which may be embodied as a switch, may be coupled between the output terminals of the amplifier output of amplifier 16, with clamp 46 having a control input received from control circuit 28 for
selectively enabling clamp 46 (to short the output terminals together) and disabling clamp 46, as described in greater detail below. Quick charge circuit 47 may include any suitable circuit for preconditioning at least one of the voltage (e.g., voltage \( V_{\text{OUT}} \)) and the current of the output of final output stage 24 to a particular voltage and/or current (e.g., to a common-mode voltage of class-AB audio output stage 44).

FIG. 7 is a circuit diagram of selected components of an example quick charge circuit 47, in accordance with embodiments of the present disclosure. As depicted in FIG. 7, quick charge circuit 47 may include a flip-flop 100, logic NOR gate 102, n-MOSFET 104, n-MOSFET 106, p-MOSFET 108, n-MOSFET 110, p-MOSFET 112, and n-MOSFET 114 arranged as shown in FIG. 7. In operation, when quick charge circuit 47 is enabled in accordance with one or more control signals communicated from control circuit 28, quick charge circuit 47 may charge the output terminals (which may be coupled together via clamp 46) of final output stage 24 to a common mode voltage \( V_{\text{cm}} \), which may be a common mode voltage of class-AB audio output stage 44. In operation, n-MOSFET 104 and n-MOSFET 106 may charge the output terminals of final output stage 24, with a current-mode feedback which controls the voltage to which the output terminals are charged. Accordingly, quick charge circuit 47 may also precondition a current on the output of final output stage 24 based on a load present across the terminals of the output of final output stage 24.

FIG. 8 is a block diagram of selected components of another example preconditioning circuit 493, in accordance with embodiments of the present disclosure. In some embodiments, preconditioning circuit 493 of amplifier 16 may be implemented using preconditioning circuit 493 as shown in FIG. 8. Preconditioning circuit 493 may include a clamp 46, a capacitor 39, and switches 41 and 43 arranged as shown. Clamp 46 of preconditioning circuit 493 may be similar to that of clamp 46 of preconditioning circuit 49A. When preconditioning circuit 493 is enabled under the control of control signals communicated from control circuit 28, clamp 46 may be enabled to short the output terminals of final output stage 24 together, switch 43 may be activated, and switch 41 deactivated to allow charge present on capacitor 39 to charge each of the output terminals of final output stage 24 to a common mode voltage \( V_{\text{cm}} \). When preconditioning circuit 493 is disabled under the control of control signals communicated from control circuit 28, clamp 46 may be disabled, switch 41 may be activated, and switch 43 deactivated to allow capacitor 39 to charge to common mode voltage \( V_{\text{cm}} \). Those of skill in the art may recognize that a dual equivalent current source and inductor may be substituted in place of voltage \( V_{\text{cm}} \) and capacitor 39 such that the inductor may precondition a current on the output terminals of final output stage 24 when preconditioning circuit 493 is enabled.

FIG. 9 is a flow chart of an example method 51 for switching between a first mode of a final output stage 24 of amplifier 16 and a second mode of final output stage 24 of amplifier 16, in accordance with embodiments of the present disclosure. According to some embodiments, method 51 begins at step 52. As noted above, teachings of the present disclosure are implemented in a variety of configurations of personal audio device 1. As such, the preferred initialization point for method 51 and the order of the steps comprising method 51 may depend on the implementation chosen.

At step 52, control circuit 28 may monitor intermediate signal \( V_{\text{INT}} \), audio output signal \( V_{\text{OUT}} \), or another signal indicative of analog input signal \( V_{\text{IN}} \) to determine if analog input signal \( V_{\text{IN}} \) has decreased from above to below a threshold amplitude. If analog input signal \( V_{\text{IN}} \) has decreased from above to below the threshold amplitude, method 51 may proceed to step 53. Otherwise, method 51 may remain at step 52 until such threshold amplitude crossing occurs.

At step 53, control circuit 28 may monitor audio output signal \( V_{\text{OUT}} \) to determine when the amplitude of audio output signal \( V_{\text{OUT}} \) is approximately zero (e.g., when a modulated signal generated by class-D audio output stage 42 is at its minimum voltage in its generated pulse train). If audio output signal \( V_{\text{OUT}} \) has reached approximately zero, method 51 may proceed to step 54. Otherwise, method 51 may remain at step 53 until audio output signal \( V_{\text{OUT}} \) reaches approximately zero.

At step 54, control circuit 28 may cause class-AB amplifier 44 to power on from a powered-off or powered-down state, which state class-AB amplifier 44 may operate in order to save power when final output stage 24 is operating in the class-D mode.

At step 55, control circuit 28 may monitor audio output signal \( V_{\text{OUT}} \) to determine when class-AB amplifier 44 has settled into a steady-state operation from being powered on. Once class-AB amplifier 44 has settled, method 51 may proceed to step 56.

At step 56, control circuit 28 may enable clamp 46, thus shorting the output terminals at the amplifier output of amplifier 16 together, forcing audio output signal \( V_{\text{OUT}} \) to zero. At step 57, control circuit 28 may disable class-D amplifier 42. For example, class-D amplifier 42 may be disabled by deactivating switches integral to class-D amplifier 42 such that the output terminals of class-D amplifier 42 are in a high-impedance state.

At step 58, class-AB audio output stage 44 and/or preconditioning circuit 49 may ramp a common mode voltage of audio output signal \( V_{\text{OUT}} \) to a predetermined value (e.g., a common-mode voltage equal to one-half of a supply voltage for class-AB audio output stage 44). At step 60, control circuit 28 may fully enable class-AB audio output stage 44 such that audio output signal \( V_{\text{OUT}} \) is an unmodulated signal which is a function of intermediate signal \( V_{\text{INT}} \). For example, class-AB amplifier 44 may be enabled by activating switches integral to class-AB amplifier 44 (e.g., switches 94 depicted in FIGS. 4 and 5) such that the output terminals of a class-AB driver stage (e.g., class-AB driver stage 90) integral to class-AB amplifier 44 are coupled to the output terminals of final output stage 24. In some embodiments, steps 56 through 60 may take place when the modulated output signal output by class-D audio output stage 42 is at an approximate completion of a modulation period.

At step 62, control circuit 28 may disable clamp 46, thus allowing audio output signal \( V_{\text{OUT}} \) to take on a non-zero value driven by class-AB audio output stage 44. After completion of step 62, method 51 may end.

Although FIG. 9 discloses a particular number of steps to be taken with respect to method 51, method 51 may be executed with greater or fewer steps than those depicted in FIG. 9. In addition, although FIG. 9 discloses a certain order of steps to be taken with respect to method 51, the steps comprising method 51 may be completed in any suitable order.

Method 51 may be implemented using personal audio device 1 or any other system operable to implement method 51. In certain embodiments, method 51 may be implemented partially or fully in software and/or firmware embodied in computer-readable media and executable by a controller.
FIG. 10 is a flow chart of an example method 70 for switching between a second mode of final output stage 24 of amplifier 16 and a first mode of final output stage 24 of amplifier 16, in accordance with embodiments of the present disclosure. According to some embodiments, method 70 begins at step 72. As noted above, teachings of the present disclosure are implemented in a variety of configurations of personal audio device 1. As such, the preferred initialization point for method 70 and the order of the steps comprising method 70 may depend on the implementation chosen.

At step 72, control circuit 28 may monitor intermediate signal $V_{INT}$, audio output signal $V_{OUT}$, or another signal indicative of analog input signal $V_{IN}$, to determine if analog input signal $V_{IN}$ has increased from below to above a threshold amplitude (which may be the same threshold as that of step 52, or a different threshold). If analog input signal $V_{IN}$ has increased from below to above the threshold amplitude, method 70 may proceed to step 73. Otherwise, method 70 may remain at step 72 until such threshold amplitude crossing occurs.

At step 73, control circuit 28 may monitor audio output signal $V_{OUT}$ to determine when the amplitude of audio output signal $V_{OUT}$ is approximately zero (e.g., when audio output signal $V_{OUT}$ experiences a zero crossing). If audio output signal $V_{OUT}$ is approximately zero, method 70 may proceed to step 74. Otherwise, method 70 may remain at step 73 until audio output signal $V_{OUT}$ is approximately zero.

At step 74, control circuit 28 may cause class-D amplifier 42 to power on from a powered-off or powered-down state, which state class-D amplifier 42 may operate in order to save power when final output stage 24 is operating in the class-AB mode.

At step 75, control circuit 28 may monitor audio output signal $V_{OUT}$ to determine when class-D amplifier 42 has settled into a steady-state operation from being powered on. Once class-D amplifier 42 has settled, method 70 may proceed to step 76.

At step 76, control circuit 28 may enable clamp 46, thus shorting the output terminals at the amplifier output of amplifier 16 together, forcing audio output signal $V_{OUT}$ to zero. At step 77, control circuit 28 may disable class-AB amplifier 44. For example, class-AB amplifier 44 may be disabled by activating switches integral to class-AB amplifier 44 (e.g., switches 94 depicted in FIGS. 4 and 5) such that the output terminals of a class-AB driver stage (e.g., class-AB driver stage 90) integral to class-AB amplifier 44 are decoupled to the output terminals of final output stage 24.

At step 78, preconditioning circuit 49 (or another auxiliary amplifier, not shown in FIG. 3) may ramp a common mode voltage of audio output signal $V_{OUT}$ to zero. At step 80, control circuit 28 may fully enable class-D audio output stage 42 such that audio output signal $V_{OUT}$ is a modulated signal which is a function of intermediate signal $V_{INT}$. For example, class-D amplifier 42 may be enabled by activating switches integral to class-D amplifier 42 such that the output terminals of class-D amplifier 42 are coupled to the output terminals of final output stage 24. In some embodiments, steps 76 through 80 may take place when the modulated output signal output by class-D audio output stage 42 is at an approximate beginning of a modulation period.

At step 82, control circuit 28 may disable clamp 46, thus allowing audio output signal $V_{OUT}$ to take on a non-zero value driven by class-D audio output stage 42. After completion of step 82, method 70 may end.

Although FIG. 10 discloses a particular number of steps to be taken with respect to method 70, method 70 may be executed with greater or fewer steps than those depicted in FIG. 10. In addition, although FIG. 10 discloses a certain order of steps to be taken with respect to method 70, the steps comprising method 70 may be completed in any suitable order.

Method 70 may be implemented using personal audio device 1 or any other system operable to implement method 70. In certain embodiments, method 70 may be implemented partially or fully in software and/or firmware embodied in computer-readable media and executable by a controller.

As used herein, when two or more elements are referred to as “coupled” to one another, such term indicates that such two or more elements are in electronic communication or mechanical communication, as applicable, whether connected indirectly or directly, with or without intervening elements.

This disclosure encompasses all changes, substitutions, variations, alterations, and modifications to the exemplary embodiments herein that a person having ordinary skill in the art would comprehend. Similarly, where appropriate, the appended claims encompass all changes, substitutions, variations, alterations, and modifications to the exemplary embodiments herein that a person having ordinary skill in the art would comprehend. Moreover, reference in the appended claims to an apparatus or system or a component of an apparatus or system being adapted to, arranged to, capable of, configured to, enabled to, operable to, or operative to perform a particular function encompasses that apparatus, system, or component, whether or not it or that particular function is activated, turned on, or unlocked, as long as that apparatus, system, or component is so adapted, arranged, capable, configured, enabled, operable, or operative.

All examples and conditional language recited herein are intended for pedagogical objects to aid the reader in understanding the invention and the concepts contributed by the inventor to furthering the art, and are construed as being without limitation to such specifically recited examples and conditions. Although embodiments of the present inventions have been described in detail, it should be understood that various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the disclosure.

What is claimed is:
1. An amplifier comprising:
a final output stage switchable among a plurality of modes comprising a mode which is enabled by coupling an output driver to an output of the final output stage; and
a preconditioning circuit coupled to the output of the final output stage, and configured to precondition at least one of a voltage and a current of the output of the final output stage prior to coupling the output driver to the output of the final output stage to limit audio artifacts caused by switching the final output stage to the mode.
2. The amplifier of claim 1, wherein the output driver is a Class-AB output driver stage.
3. The amplifier of claim 2, wherein the preconditioning circuit is configured to precondition at least one of the voltage and the current of the output of the final output stage by charging the output to a common mode voltage of the Class-AB output driver stage.
4. The amplifier of claim 3, wherein the preconditioning circuit is configured to precondition at least one of the voltage and the current of the output of the final output stage by charging the output to the common mode voltage of the Class-AB output driver stage using a replica of the Class-AB output driver stage to provide the common mode voltage.
5. The amplifier of claim 1, wherein the preconditioning circuit comprises a quick charge circuit to precondition at least one of the voltage and the current of the output of the final output stage.

6. The amplifier of claim 5, wherein the output of the final output stage is a differential output and the preconditioning circuit further comprises a clamp for clamping terminals of the differential output to one another in order to precondition at least one of the voltage and the current of the output of the final output stage.

7. The amplifier of claim 5, wherein the quick charge circuit precondition the current of the output of the final output stage based on a load of the final output stage.

8. The amplifier of claim 1, wherein the output of the final output stage is a differential output and the preconditioning circuit further comprises one of a capacitor in order to precondition the voltage and the current of the output of the final output stage.

9. The amplifier of claim 1, wherein:
   the plurality of modes comprises a first mode in which the amplifier operates as a Class-AB amplifier and a second mode in which the amplifier operates as a Class-D amplifier; and
   the amplifier further comprises a signal feedback network coupled between the output of the final output stage and an input of the amplifier for receiving a signal to be amplified to the output of the final output stage.

10. An amplifier comprising:
    a final output stage switchable among a plurality of modes
    including at least a first mode wherein a first path is coupled to an output of the final output stage and a second mode wherein a second path is coupled to the output of the final output stage;

11. The amplifier of claim 10, wherein the switching sequence comprises:
    a first step in which the first path is decoupled from the output of the final output stage;
    a second step in which the output of the final output stage is preconditioned to at least one of a predetermined voltage and a predetermined current; and
    a third step in which the second path is coupled to the output of the final output stage.

12. The amplifier of claim 11, wherein the output of the final output stage is a differential output and the preconditioning circuit further comprises a clamp for clamping terminals of the differential output to one another during the second step in order to precondition at least one of the voltage and a current of the output of the final output stage.

13. The amplifier of claim 12, wherein the output of the final output stage is a differential output and the preconditioning circuit further comprises one of a capacitor in order to precondition the voltage and an inductor to precondition the current of the output of the final output stage.

14. The amplifier of claim 10, wherein:
    the first path comprises a Class-AB amplifier and the second path comprises a Class-D amplifier; and
    the amplifier further comprises a signal feedback network coupled between the output of the final output stage and an input of the amplifier for receiving a signal to be amplified to the output of the final output stage.

15. A method comprising, in an amplifier comprising a final output stage switchable among a plurality of modes comprising a mode which is enabled by coupling an output driver to an output of the final output stage:
    preconditioning a mode which is enabled by coupling an output driver to an output of the final output stage prior to coupling the output driver to the output of the final output stage to limit audio artifacts caused by switching the final output stage to the mode.

16. The method of claim 15, wherein the output driver is a Class-AB output driver stage.

17. The method of claim 16, wherein preconditioning comprises preconditioning at least one of the voltage and the current of the output of the final output stage by charging the output to a common mode voltage of the Class-AB output driver stage.

18. The method of claim 17, further comprising charging the output to the common mode voltage of the Class-AB output driver stage using a replica of the Class-AB output driver stage to provide the common mode voltage in order to precondition at least one of the voltage and the current of the output of the final output stage.

19. The method of claim 15, wherein preconditioning comprises preconditioning at least one of the voltage and the current of the output of the final output stage using a quick charge circuit.

20. The method of claim 19, wherein the output of the final output stage is a differential output and preconditioning further comprises clamping terminals of the differential output to one another in order to precondition at least one of the voltage and the current of the output of the final output stage.

21. The method of claim 19, wherein preconditioning comprises using the quick charge circuit to precondition the current of the output of the final output stage based on a load of the final output stage.

22. The method of claim 15, wherein the output of the final output stage is a differential output and preconditioning further comprises using one of a capacitor in order to precondition the voltage and an inductor to precondition the current of the output of the final output stage.

23. The method of claim 15, wherein:
    the plurality of modes comprises a first mode in which the amplifier operates as a Class-AB amplifier and a second mode in which the amplifier operates as a Class-D amplifier; and
    the amplifier further comprises a signal feedback network coupled between the output of the final output stage and an input of the amplifier for receiving a signal to be amplified to the output of the final output stage.

24. A method comprising, in an amplifier comprising a final output stage switchable among a plurality of modes including at least a first mode wherein a first path is coupled to an output of the final output stage and a second mode wherein a second path is coupled to the output of the final output stage:
    performing a switching sequence to switch between the first mode and the second mode, such that at all points of the switching sequence, output terminals of the output of the final output stage have a known impedance.

25. The method of claim 24, wherein the switching sequence comprises:
    a first step in which the first path is decoupled from the output of the final output stage;
a second step in which the output of the final output stage is preconditioned to at least one of a predetermined voltage and a predetermined current; and
a third step in which the second path is coupled to the output of the final output stage.

26. The method of claim 25, wherein the output of the final output stage is a differential output and a preconditioning circuit further comprises a clamp for clamping terminals of the differential output to one another during the second step in order to precondition at least one of the voltage and a current of the output of the final output stage.

27. The method of claim 26, wherein the output of the final output stage is a differential output and the preconditioning circuit further comprises one of a capacitor in order to precondition the voltage and an inductor to precondition the current of the output of the final output stage.

28. The method of claim 24, wherein:
the first path comprises a Class-AB amplifier and the second path comprises a Class-D amplifier; and
the amplifier further comprises a signal feedback network coupled between the output of the final output stage and an input of the amplifier for receiving a signal to be amplified to the output of the final output stage.