

(51) International Patent Classification:
H01L 31/18 (2006.01)(21) International Application Number:
PCT/US2014/066598(22) International Filing Date:
20 November 2014 (20.11.2014)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
14/084,982 20 November 2013 (20.11.2013) US(71) Applicant: **E. I. DU PONT DE NEMOURS AND COMPANY** [US/US]; 1007 Market Street, Wilmington, Delaware 19898 (US).(72) Inventors: **SCARDERA, Giuseppe**; 120 East Remington Drive, Unit 204, Sunnyvale, California 94087 (US). **POP-LAVSKYY, Dmitry**; 6353 Tucker Drive, San Jose, California 95129 (US). **INNS, Daniel Aneurin**; 215 Bryant Street, Apt. 3, Palo Alto, California 94301 (US). **BENDIMERAD, Karim Lotfi**; 1324 Mariposa Street, San Francisco, California 94107 (US). **DUGAN, Shannon**; 1220 Tasman Drive, SPC 282, Sunnyvale, California 94089 (US).(74) Agent: **HAAS, Charles W.**; E. I. du Pont de Nemours and Company, Legal Patent Records Center, Chestnut Run

Plaza 721/2340, 974 Centre Road, PO Box 2915 Wilmington, Delaware 19805 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: A METHOD FOR MANUFACTURING AN INTERDIGITATED BACK CONTACT SOLAR CELL

Fig. 1



(57) Abstract: A method for manufacturing an interdigitated back contact solar cell, comprising steps of: (a) providing a doped silicon substrate; (b) forming a first silicon dioxide layer on the front surface and the rear surface; (c) depositing a boron-containing doping paste on the first silicon dioxide layer of the rear surface in a first pattern; (d) heating the silicon substrate; (e) removing the first silicon dioxide layer; (f) forming a second silicon dioxide layer on the front surface and the rear surface; (g) depositing a phosphorus-containing doping paste on the second silicon dioxide layer of the rear surface in a second pattern; (h) heating the silicon substrate; and (i) removing the second silicon dioxide layer from the silicon substrate, wherein the first pattern and the second pattern collectively form an interdigitated pattern.

A METHOD FOR MANUFACTURING
AN INTERDIGITATED BACK CONTACT SOLAR CELL

FIELD OF THE INVENTION

5 This disclosure relates to an interdigitated back contact solar cell where localized boron diffused areas and phosphorus diffused areas are formed on the rear side.

TECHNICAL BACKGROUND OF THE INVENTION

10 One approach to overcome the limitations of a conventional front-contacted solar cell is to move both the p-n junction and the back surface field (BSF) to the rear side of the solar cell. This architecture is referred to as the interdigitated back contact (IBC) solar cell. The concept of the IBC solar cell was first proposed by Lammert and Schwartz [M.D. Lammert and R.J. Schwartz, "The interdigitated back contact solar cell: a silicon solar cell for use in concentration," IEEE Transactions on Electron Devices, vol. 24, no. 4, pp. 337-342, 1977].

15 By moving both the p-n junction and BSF to the rear, all metallization required to extract generated carriers is also moved to the rear side. The front, sunward side is therefore free from shading losses, enabling higher short circuit current and thus efficiency. The front surface no longer needs a heavily diffused layer optimized for metal contact, but instead can be optimized to create a front surface field (FSF) which minimizes recombination losses at the front
20 surface thereby increasing the open circuit voltage and thus efficiency. Another advantage of having metal contacts on the rear side is that the metal geometry is no longer constrained to minimize shading losses, allowing for wider metal which reduces resistive losses. Having all metal contacts on the back side also has the added benefit of simplifying integration of solar cells into a module.

25 Various methods have been suggested with regard to the manufacturing process of the IBC cell. Such methods are described in P. J. Verlinden, R. M. Swanson and R. A. Crane, Prog. Photovolt: Res. Appl. 2, 143-152 (1994); F. Granek, "High-Efficiency Back-Contact Back-Junction Silicon Solar Cells," PhD Thesis, Fraunhofer Institute (ISE), Freiburg, Germany (2009); D-H. Neuhaus and A. Munzer, "Review Article: Industrial Silicon Wafer Solar Cells," Advances
30 in OptoElectronics, Volume 2007, Article ID 24521, doi: 10.1155/2007/2451; US 2011/0003424; and US2010/0081264.

SUMMARY OF THE INVENTION

This invention describes a method of forming a high efficiency interdigitated back contact (IBC) solar cell employing localized boron and phosphorus diffused areas on the rear side achieved using a doping paste(s) and an oxide barrier layer. Introducing an oxide layer prior to printing patterned doping pastes allows for boron and phosphorus diffusion into the underlying wafer and at the same time eliminates unintended doping, referred to as autodoping, onto neighboring silicon surfaces.

An aspect of the invention is a method for manufacturing an interdigitated back contact solar cell, comprising steps of: (a) providing a doped silicon substrate, the substrate comprising a front, sunward facing, surface and a rear surface; (b) forming a first silicon dioxide layer on the front surface and the rear surface; (c) depositing a boron-containing doping paste on the first silicon dioxide layer of the rear surface in a first pattern, wherein the boron-containing paste comprises a boron compound and a solvent; (d) heating the silicon substrate in a first ambient to a first temperature and for a first time period in order to locally diffuse boron into the rear surface of the silicon substrate, thereby forming a p⁺ region on the rear surface of the silicon substrate; (e) removing the first silicon dioxide layer from the silicon substrate; (f) forming a second silicon dioxide layer on the front surface and the rear surface; (g) depositing a phosphorus-containing doping paste on the second dioxide layer of the rear surface in a second pattern, wherein the phosphorus-containing doping paste comprising a phosphorus compound and a solvent; (h) heating the silicon substrate in a second ambient to a second temperature and for a second time period in order to locally diffuse phosphorus into the rear surface of the silicon substrate, thereby forming an n⁺ region on the rear surface of the silicon substrate; and (i) removing the second silicon dioxide layer from the silicon substrate, wherein the first pattern and the second pattern collectively form an interdigitated pattern.

Another aspect of the invention is a method for manufacturing an interdigitated back contact solar cell, comprising steps of: (a) providing a doped silicon substrate, the substrate comprising a front, sunward facing, surface and a rear surface; (b) doping the rear surface of the substrate homogeneously with boron in a first pattern, thereby forming a p⁺ region on the rear surface of the silicon substrate, wherein the first pattern is a blanket pattern; (c) forming a silicon dioxide layer on the front surface and the rear surface; (d) depositing a phosphorus-containing doping paste on the rear surface in a second pattern, wherein the phosphorus-containing doping

paste comprising a phosphorus compound and a solvent; (e) heating the silicon substrate in an ambient to a temperature and for a time period in order to locally diffuse phosphorus into the rear surface of the silicon substrate, thereby forming an n+ region on the rear surface of the silicon substrate through the second pattern, wherein the p+ region and the n+ region on the rear surface collectively form an interdigitated pattern; and (f) removing the second silicon dioxide layer from the silicon substrate.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 shows a schematic view of an interdigitated back-contact (IBC) solar cell.

Figure 2 schematically show autodoping associated with a patterned doping source subjected to a thermal drive-in process. Figure 2A shows a configuration where two silicon wafers are vertically parallel to each other. Figure 2B shows the effects of a high temperature treatment on the wafers shown in Figure 2A.

Figure 3 schematically show a method for achieving localized doping free from autodoping using a patterned doping source and a barrier SiO₂ layer. Figure 3A shows two silicon wafers (301) and (303) with SiO₂ layer (310) in the same configuration as the wafers in Figure 2A. Figure 3B shows the effects of a high temperature treatment on the wafers shown in Figure 3A.

Figure 4 shows a process for incorporating the doping-through-oxide approach to fabricate an IBC solar cell. Figure 4A shows the texturizing step. Figure 4B shows the phosphorus diffusion step. Figure 4C shows the removal step of the rear side phosphorus diffused layer. Figure 4D shows the oxidation step. Figure 4E shows printing step of the boron paste. Figure 4F shows the boron drive-in step. Figure 4G shows the oxide layer stripping step. Figure 4H shows the oxidation step. Figure 4I shows the printing step of the phosphorus paste. Figure 4J shows the phosphorus drive-in step. Figure 4K shows the oxide layer stripping step. Figure 4L shows the passivation step. Figure 4M shows the metallization (electrode-forming) step. Figure 4N shows a planview of two boron emitters and two phosphorus BSF regions. Figure 4O shows a pattern of the boron emitter metal contact. Figure 4P shows a pattern of the BSF metal contact. Figure 4Q shows a pattern of the insulator layer. Figure 4R shows a pattern of the metal busbars.

Figure 5 shows an alternative process for incorporating the doping-through-oxide approach to fabricate an IBC solar cell. Figure 5A shows the texturizing step. Figure 5B shows the phosphorus diffusion step. Figure 5C shows the removal step of the rear side phosphorus diffused layer. Figure 5D shows the oxidation step. Figure 5E shows the blanket deposition step of the boron paste. Figure 5F shows the boron drive-in step. Figure 5G shows the oxide layer stripping step. Figure 5H shows the oxidation step. Figure 5I shows the printing step of the phosphorus paste. Figure 5J shows the phosphorus drive-in step. Figure 5K shows the oxide layer stripping step. Figure 5L shows the passivation step. Figure 5M shows the metallization (electrode-forming) step.

Figure 6 shows a schematic view of the interdigitated pattern in Experiment 1.

Figure 7 shows SIMS profiles. Figure 7A shows the boron and phosphorus SIMS profiles in the center of the boron paste printed area corresponding to the emitter region. Figure 7B shows the boron and phosphorus SIMS profiles in the far edge of the boron printed region. Figure 7C shows the boron and phosphorus SIMS profiles in the center of the non-printed region corresponding to the gap area. Figure 7D shows the boron and phosphorus SIMS profiles in the center of the phosphorus paste printed area corresponding to the BSF region.

DETAILED DESCRIPTION OF THE INVENTION

The present invention will now be described in detail with reference to a few preferred embodiments thereof as illustrated in the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process steps and/or structures have not been described in detail in order to not unnecessarily obscure the present invention.

A schematic view of an interdigitated back-contact (IBC) solar cell is shown in Figure 1. The IBC solar cell of Figure 1 is an embodiment and the scope of the present invention is not limited to the specific type of the IBC solar cell. For example, a boron doped silicon substrate can be used instead of a phosphorus doped silicon substrate. In the embodiment of Figure 1, a phosphorus doped silicon substrate (101) is used as the absorber. A boron emitter (102) is formed on the rear side of the cell to create the p-n junction required to separate carriers.

A phosphorus BSF (103) is also formed on the rear side of the solar cell. The boron and phosphorus doped regions are formed in interdigitated patterns. A FSF (104) is formed on the front, sunward side of the solar cell, typically employing a phosphorus diffusion. The FSF repels minority carriers from the front surface thus minimizing recombination losses. The FSF also forms a current path for majority carriers to reach the BSF region and BSF contact.

The front and rear surfaces are coated with a passivation film, shown as (105) and (106), respectively. Such passivation film may comprise at least one of silicon nitride, aluminum oxide and silicon oxide. In some embodiments, the passivation film may be a stack structure comprising multiple, i.e. two or more layers. Such stack structure may include at least one layer comprising silicon nitride and at least one layer comprising one of silicon oxide and aluminum oxide. Boron emitter metal contacts (107) and BSF metal contacts (108) are formed on the rear side in order to extract generated carriers.

One approach that reduces the number of thermal steps is to screen print boron and/or phosphorus doping pastes in the required interdigitated pattern followed by a thermal drive-in process to transfer dopant atoms from the pastes into the underlying silicon substrate.

Achieving patterned and localized boron and phosphorus doping on a silicon wafer using boron-containing and phosphorus-containing doping pastes is made difficult by the tendency of these pastes to outgas during the thermal treatment required to diffuse dopants into the wafer. In order to diffuse boron or phosphorus from the doping pastes into the underlying silicon substrate, a thermal treatment at temperatures above 800°C is typically used. At these elevated temperatures gaseous boron-containing and phosphorus-containing species are created from boron-containing and phosphorus-containing pastes, respectively. These gaseous species transfer onto nearby silicon surfaces, causing a spreading of dopant outside of the intended printed areas.

Gas-phase distribution of an initially patterned dopant region is called auto-doping and degrades the pattern of the doped regions. Gas phase distribution and autodoping from phosphorus-containing doping pastes has been documented, for example, in [A. Mouhoub, B. Benyahia, B. Mahmoudi, and A. Mougas, "Selective Emitters for Screen Printed Multicrystalline Silicon Solar Cells," *Rev. Energ. Ren.: ICPWE* (2003) 83-86.; L. Debarge, M. Schott, J.C. Muller, and R. Monna, "Selective emitter formation with a single screen-printed p-doped paste deposition using out-diffusion in an RTP-step," *Sol. Mat. Sol. Cells* 74 (2002) 71-

75; and M. Edwards, J. Bocking, J. E. Cotter, and N. Bennet, "Screen-Print Selective Diffusions for High Efficiency Industrial Silicon Solar Cells," *Prog. Photovolt: Res. Appl.* 16: 31-45 (2008)]. Boron autodoping has been observed from heavily doped epitaxial silicon layers which act as doping source regions for neighboring silicon wafers [M.J. Binns, S. Kommu, M.R. Seacrist, R. W. Standley, R. Wise, D.J. Myers, D. Tisserand, and D. Doyle, "The Control of Boron Autodoping during Device Processing for p/p+ Epi Wafers with no Back-Surface Oxide Seal," *Proceedings from 9th Int. Symp. Silicon Materials Science & Technology* (2002)].

Figure 2 schematically shows the autodoping associated with a patterned doping source subjected to a thermal drive-in process. Figure 3 schematically shows a method for achieving localized doping free from autodoping using a patterned doping source and a barrier SiO₂ layer. Figure 2A shows two silicon wafers (201) and (203) vertically parallel to each other, representing the typical orientation used when processing wafers inside of a quartz tube furnace. The rear surface (202) of wafer (201) is adjacent to the front side (204) of wafer (203). Also shown in Figure 2A are patterned doping source regions (205) which can be either boron or phosphorus paste. When subjected to high temperature treatment, the doping source regions are intended to create localized doping of the underlying silicon substrate, i.e. dopant atoms are to be introduced into the substrate only in areas directly underneath the doping source.

Figure 2B shows the effects of a high temperature treatment on the wafers shown in Figure 2A. Wafers (201) and (203) are subjected to a high temperature drive-in step, typically 800°C or higher, in order to drive dopant atoms from the doping pastes into the underlying silicon substrate forming doped areas (207) directly beneath the doping sources. At these elevated temperatures, dopant species (206) transfer from the doping source regions (205) onto the rear surface (202) of the underlying wafer (201) as well as onto the front side (204) of the neighboring wafer (203). The transfer of dopant species (206) results in unintended doping, referred to as autodoping, creating a doped layer (208) on the rear side (202) of the underlying wafer (201) as well as creating a doped layer (209) on the front side of the neighboring wafer (203). Autodoping results in the loss of the localized doping.

Maintaining localized doping and eliminating autodoping can be achieved by introducing a protective SiO₂ layer on the silicon wafer surface prior to applying a patterned doping source layer.

Figure 3 shows two silicon wafers (301) and (303) in the same configuration as the wafers in Figure 2A, but with each wafer having all surfaces covered with a SiO₂ layer (310). The rear surface (302) of wafer (301) is adjacent to the front side (304) of wafer (303). Also shown in Figure 3A are patterned doping source regions (305) which are separated from the rear surface (302) by the SiO₂ layer (310). The doping sources (305) can be either boron or phosphorus pastes.

Figure 3B shows the effects of a high temperature treatment on the wafers shown in Figure 3A. Wafers (301) and (303) are subjected to a high temperature drive-in step, typically 800°C or higher. The doping source regions (labeled as (305) in Figure 3A) locally react with the underlying SiO₂ creating new doping source layers (305'). The doping source layers (305') make contact with the underlying silicon wafer surface. Dopant atoms are driven from the doping source layers (305') into the underlying wafer, creating localized doped areas (307).

At these elevated temperatures dopant species (306) transfer from the doping source regions (305') onto the SiO₂ layer (310) covering the rear surface (302) of the underlying wafer (301) as well as onto the SiO₂ layer (310) covering the front side (304) of the neighboring wafer (303). The SiO₂ layer (310) acts as a barrier for areas not covered with the dopant source layer (305'), preventing dopant species (306) from reaching the rear surface (302) of the underlying wafer (301) as well as onto the front side (304) of the neighboring wafer (303). The SiO₂ layer (310) enables localized doping and eliminates autodoping.

An embodiment for incorporating the doping-through-oxide approach to fabricate an IBC solar cell is shown in Figures 4A-4R.

The fabrication process may begin with a textured n-type silicon wafer (401) as shown in Figure 4A. The silicon wafer is then subjected to a phosphorus diffusion process, like a POCl₃ diffusion process performed in a heated quartz tube furnace in a POCl₃, N₂ and O₂ ambient, forming an n⁺ layer (402) near the wafer surface as shown in Figure 4B. Residual surface phosphosilicate glass from the phosphorus diffusion can be removed by submerging the wafer in a dilute HF solution.

The rear side phosphorus diffused layer can be removed using a single-sided wet chemistry etch process such as using a hydrofluoric acid, nitric acid, and sulfuric acid mixture, leaving behind an n-type rear surface (403) as shown in Figure 4C.

Front side phosphorus diffusion can also be achieved using other methods including but not limited to: phosphoric acid spray process followed by a thermal drive-in step, front side PSG deposition using a chemical vapor deposition system followed by a thermal drive-in step, or an ion implantation process.

The wafer is then subjected to an oxidation process which grows a SiO_2 layer (404) on the surface of the wafer as shown in Figure 4D. A thermal oxidation process may be used which typically employs a heated quartz tube furnace with an oxidizing ambient. This high temperature oxidation step will at the same time drive the phosphorus atoms in the existing front side n+ layer (shown as (402) in Figure 4C) deeper into the wafer, thus creating a modified n+ layer shown as (402') in Figure 4D. In the event a boron-doped substrate is used as the substrate (401), the doped layer (402 in Figure 4C), which is doped with the same dopant as the dopant of the substrate (401), can be a p+ layer.

Alternatively, the oxide layer (404) may be formed by other methods such as (i) thermal oxidation, (ii) depositing a liquid composition comprising silicon dioxide particles (e.g. printing, spraying, dipping etc.), (iii) chemical vapor deposition, (iv) chemical oxidation, (v) steam oxidation, (vi) printing and oxidizing a composition comprising of silicon particles, and (vii) growing and oxidizing a porous silicon layer. In the cases of growing a chemical oxide or growing and oxidizing a porous silicon layer, the top heavily doped portion (closest to the wafer surface) of the existing front side n+ layer (shown as (402) in Figure 4C) may be etched away thus creating a modified n+ layer similar to that achieved using a thermal drive-in process (shown as (402') in Figure 4D). The thickness of the SiO_2 layer is 10 nm to 100 in an embodiment.

For the next step, shown in Figure 4E, a boron-containing paste is screen printed onto the oxidized rear surface followed by a low temperature bake in order to drive off solvents from the paste to form a patterned boron-containing paste area (405). Other methods can be used for depositing the pastes instead of screen printing. The boron print will form the boron emitter after a subsequent thermal drive-in step.

The oxidized rear surface does not contain any via or any through hole that enables the direct contact of the pastes with the rear surface (403) of the substrate in an embodiment. As illustrated in Figure 4E, the boron-containing paste is deposited on the SiO_2 layer and the boron diffuses into the silicon wafer in the following drive-in process.

The next step is a high temperature drive-in process. The process is performed in a quartz tube furnace in an N_2 ambient in an embodiment. During this high temperature step the boron paste locally reacts with oxide layer forming new boron source layers (405') which reach the underlying silicon wafer and locally dope to form the boron emitter (406) as shown in Figure 4F.

The temperature of the drive-in process is 850°C to 1000°C in an embodiment. The time period of the drive-in process is 20 minutes to 2 hours in an embodiment.

This high temperature drive-in step can at the same time drive the phosphorus atoms in the existing front side n+ layer (shown as (402')) in Figures 4D and 4E) deeper into the wafer thus creating a modified n+ layer shown as (402'') in Figure 4F in an embodiment. The next step is to remove the oxide layer and residual paste layers exposing the n+ layer (402'') on the front side and the boron emitter (406) on the rear side as shown in Figure 4G. The oxide layer can be removed by submerging the wafers in a dilute HF solution.

Boron diffusion processes are known to sometimes form an undesirable boron-rich layer (BRL) at the wafer surface. This BRL layer has been identified as boron silicide (SiB_6). In an embodiment, a BRL can be removed by subjecting the wafers to an oxidizing ambient between 600°C and 800°C. The oxidized BRL layer can then be removed by submerging the wafers in a dilute HF solution.

The wafer is then subjected to another oxidation process which grows a SiO_2 layer (404) on the surface of the wafer as shown in Figure 4H. A thermal oxidation process may be used which typically employs a heated quartz tube furnace with an oxidizing ambient. This high temperature oxidation step will at the same time further drive the phosphorus atoms in the existing front side n+ layer (shown as (402'')) in Figure 4G) deeper into the wafer, thus creating a modified n+ layer shown as (402''') in Figure 4H. Also, during the thermal oxidation the boron emitter (shown as (406) in Figure 4G) will have its profile modified by both segregation of boron atoms into the oxide layer and by the high temperature of the process. These two effects will create a modified boron emitter (406') with a lower surface concentration and a deeper profile.

Alternatively, the oxide layer (404) may be formed by other methods such as (i) thermal oxidation, (ii) depositing a liquid composition comprising silicon dioxide particles (e.g. printing, spraying, dipping etc.), (iii) chemical vapor deposition, (iv) chemical oxidation, (v) steam oxidation, (vi) printing and oxidizing a composition comprising of silicon particles, and

(vii) growing and oxidizing a porous silicon layer. The thickness of the SiO₂ layer is 10 nm to 100 in an embodiment.

For the next step, shown in Figure 4I, a phosphorus-containing paste is screen printed onto the oxidized rear surface followed by a low temperature bake in order to drive off solvents from the paste to form a patterned phosphorus-containing paste area (407).

The oxidized rear surface does not contain any via or any through hole that enables the direct contact of the pastes with the rear surface (403) of the substrate in an embodiment. As illustrated in Figure 4I, the phosphorus-containing paste is deposited on the SiO₂ layer and the phosphorus diffuses into the silicon wafer in the following drive-in process.

The next step is a high temperature drive-in process. The process is performed in a quartz tube furnace in an N₂ ambient in an embodiment. During this high temperature step the phosphorus paste locally reacts with oxide layer forming new phosphorus source layers (407') which reach the underlying silicon wafer and locally dope to form the phosphorus BSF (408) as shown in Figure 4J.

The temperature of the drive-in process is 850°C to 1000°C in an embodiment. The time period of the drive-in process is 20 minutes to 2 hours in an embodiment.

This high temperature drive-in step will at the same time drive the phosphorus atoms in the existing front side n⁺ layer (shown as (402'')) in Figures 4H and 4I) deeper into the wafer thus creating a yet further modified n⁺ layer shown as (402^{iv}) in Figure 4J in an embodiment. This modified n⁺ layer (402^{iv}) is the FSF. Also during this high temperature step the boron atoms in the existing emitter regions (shown as 406' in Figure 4I) are driven deeper into the wafer creating a modified boron emitter regions shown as (406'') in Figure 4J.

The next step is to remove the oxide layer and residual paste layers exposing the FSF (402^{iv}) on the front side, the boron emitter (406'') and the phosphorus BSF (408) on the rear side as shown in Figure 4K. The oxide layer can be removed by submerging the wafers in a dilute HF solution. The final interdigitated doped pattern on the rear side consists of three regions: the boron emitter (406''), the phosphorus BSF (408) and the non-doped regions commonly referred to as the gap, indicated as (409) in Figure 4K. In an embodiment, the gap region can be eliminated.

The front and rear surfaces are subsequently coated with passivation layers (410) and (411), respectively, as shown in Figure 4L. Such passivation films may comprise at least

one of silicon nitride, aluminum oxide and silicon oxide. In some embodiments, the passivation film may be a stack structure comprising multiple, i.e. two or more layers. Such stack structure may include at least one layer comprising silicon nitride and at least one layer comprising one of silicon oxide and aluminum oxide. The passivation film may be prepared using a number of techniques. In some embodiments, the passivation film may be deposited using a chemical vapor deposition technique, such as plasma enhanced chemical vapor deposition (PECVD). Passivation films deposited on the back and front surfaces of the substrate may be the same or different. In some embodiments, a passivation film on the back surface of the substrate may be thicker than the one on the front surface of the substrate, while in some other embodiments, a passivation film on the back surface of the substrate may be thinner than the one on the front surface of the substrate. A thickness of the passivation film may vary. In some embodiments, such thickness may be from 30 nm to 300 nm or from 50 nm to 250 nm or any value or subrange within these ranges.

The next step is to apply boron emitter metal contacts (412) and phosphorus BSF contacts (413), as shown in Figure 4M. A process for forming the metal contacts (412, 413) is described below. However, the scope of the invention is not limited to the particular embodiment.

In one embodiment two different metal compositions are used for the emitter contact and the BSF contact. In another embodiment, the same metal composition is used for both the emitter contact and the BSF contact. In one embodiment, two metal compositions are deposited sequentially. In another embodiment, two metal compositions are deposited simultaneously. These metal contacts are deposited as patterns consisting of dots and/or lines. In order to describe the subsequent steps, Figures 4N-4R employ a two dimensional plane view of the rear side of the substrate.

Figure 4N shows a series of two boron emitters indicated as (420) and a series of two phosphorus BSF regions indicated as (421). The boron emitter metal contact pattern is shown in Figure 4O as lines (422). The next step is to deposit patterned BSF metal line contacts (423) as shown in Figure 4P. In an embodiment, the contact for the phosphorus diffused region is a silver paste, containing organics for printability and traces of other metals or glass frits for etching SiN during the firing process. DuPont PV17x and DuPont PV16A are example products used for this application. In an embodiment, the contact for the boron diffused regions is a silver

paste, containing over 80% or more silver powder by weight. The precise composition of the non-silver additives may be different from the phosphorus diffusion contact paste. DuPont PV3N1 is an example of the product used for this application. The conductor layers are fired at temperatures above 700°C in a belt furnace to burn off the organic components in an embodiment, densify the silver line to increase conductivity, and activate the frits which etch the SiN.

The next step is to deposit a patterned insulator layer (424) which partly overlaps the line segments of both the emitter contacts (422) and BSF contacts (423) as shown in Figure 4Q. The insulator regions will allow metal busbars of opposite polarity to that of the underlying doped region to traverse overtop these regions and avoid an electrical shunt path and thus allow carriers to be extracted from the solar cell. In an embodiment, the dielectric layer is composed of ceramic or oxide powders. In an embodiment, the dielectric layer is formed by screen printing a paste comprising ceramic powders or oxide powders and an organic vehicle. The organic vehicle may comprise a solvent and an organic binder for adjusting the printability. The paste melts and reflows at temperatures equal to or lower than the belt-furnace firing temperature to encapsulate the underlying conductor in an embodiment. There are many suitable compositions: compounds of boron, lead, and titanium and can be mixed with silica to achieve this. In contrast to the conductors, the glass materials in the dielectric paste are unable to etch SiN in an embodiment. DuPont 5415A is an example of a product used for this application. As an alternative to this ceramic or glass insulator material, a lower temperature polymer material could be used, such as DuPont 5018. Low temperature insulators cannot be fired simultaneously with the silver conductors.

The next step is to deposit metal busbars (425, 426) as shown in Figure 4R. The same metal is used and therefore all regions can be deposited simultaneously in an embodiment. The emitter metal busbar (425) electrically connects all emitter metal fingers (422). The BSF metal busbar (426) electrically connects all BSF metal fingers (423). In an embodiment, the busbar metal is a silver paste comprising of mostly silver, with some organic additives. DuPont 5025 is an example product used for this application. Other, non-silver based metal pastes, can be used for the busbar. Depending on the choice of dielectric material, the busbar may be fired at high temperature like the contact conductors, or at low temperature like the insulator.

Various modifications can be made in the above method. In an embodiment, the phosphorus-containing paste is printed on the rear side of the solar cell after the boron emitter is formed. In contrast, the boron-containing paste may be printed on the rear side of the solar cell after the phosphorus BSF is formed.

Other modifications and improvements can be referred to. For example, patent applications such as US patent application 13/602919 filed on September 4, 2012, US patent application 13/ 795,191 filed on March 6, 2013, US patent application 13/661,515 filed on October 26, 2012, US patent publication US20120145967 and US patent publication US20120280183 are incorporated by reference in their entirety to the same extent as if they were individually incorporated by reference. In an embodiment, p-type silicon wafer is used instead of n-type silicon wafer. Various modifications such as interchanging the POCl_3 diffusion process with a BBr_3 diffusion process can be employed for p-type silicon wafers.

Another embodiment for incorporating the doping-through-oxide approach to fabricate an IBC solar cell is shown in Figures 5A-M.

The fabrication process may begin with a textured n-type silicon wafer (501) as shown in Figure 5A. The silicon wafer is then subjected to a phosphorus diffusion process, like a POCl_3 diffusion process performed in a heated quartz tube furnace in a POCl_3 , N_2 and O_2 ambient, forming an n+ layer (502) near the wafer surface as shown in Figure 5B. Residual surface phosphosilicate glass from the phosphorus diffusion can be removed by submerging the wafer in a dilute HF solution.

The rear side phosphorus diffused layer can be removed using a single-sided wet chemistry etch process using a hydrofluoric acid, nitric acid, and sulfuric acid mixture, leaving behind an n-type rear surface (503) as shown in Figure 5C. Front side phosphorus diffusion can also be achieved using other methods including but not limited to: phosphoric acid spray process followed by a thermal drive-in step, front side PSG deposition using a chemical vapor deposition system followed by a thermal drive-in step, or an ion implantation process.

The wafer is then subjected to an oxidation process which grows a SiO_2 layer (504) on the surface of the wafer as shown in Figure 5D. A thermal oxidation process may be used which typically employs a heated quartz tube furnace with an oxidizing ambient. This high temperature oxidation step will at the same time drive the phosphorus atoms in the existing front side n+ layer (shown as (502) in Figure 5C) deeper into the wafer, thus creating a modified n+

layer shown as (502') in Figure 5D. In the event a boron-doped substrate is used as the substrate (501), the doped layer (502 in Figure 5C), which is doped with the same dopant as the dopant of the substrate (501), can be a p+ layer.

Alternatively, the oxide layer (504) may be formed by other methods such as (i) thermal oxidation, (ii) depositing a liquid composition comprising silicon dioxide particles (e.g. printing, spraying, dipping etc.), (iii) chemical vapor deposition, (iv) chemical oxidation, (v) steam oxidation, (vi) printing and oxidizing a composition comprising of silicon particles, and (vii) growing and oxidizing a porous silicon layer. The thickness of the SiO₂ layer is 10 nm to 100 nm in an embodiment.

For the next step, shown in Figure 5E, a boron-containing paste is screen printed onto the oxidized rear surface in an unpatterned, blanket layer (505) followed by a low temperature bake in order to drive off solvents from the paste. The boron print will form a blanket pattern which after a thermal drive-in process will create a homogeneous boron emitter.

The oxidized rear surface does not contain any via or any through hole that enables the direct contact of the pastes with the rear surface (503) of the substrate in an embodiment. As illustrated in Figure 5E, the boron-containing paste is deposited on the SiO₂ layer and the boron diffuses into the silicon wafer in the following drive-in process.

The next step is a high temperature drive-in process. The process is performed in a quartz tube furnace in an N₂ ambient in an embodiment. During this high temperature step the boron paste reacts with the oxide layer forming new boron source layer (505') which reaches the underlying silicon wafer and locally dopes to form the boron emitter (506) as shown in Figure 5F.

The temperature of the drive-in process is 850°C to 1000°C in an embodiment. The time period of the drive-in process is 20 minutes to 2 hours in an embodiment.

This high temperature drive-in step can at the same time drive the phosphorus atoms in the existing front side n+ layer (shown as (502') in Figures 5D and 5E) deeper into the wafer thus creating a modified n+ layer shown as (502'') in Figure 5F in an embodiment.

The next step is to remove the oxide layer and residual paste layers exposing the n+ layer (502'') on the front side and the boron emitter (506) on the rear side as shown in Figure 5G. The oxide layer can be removed by submerging the wafers in a dilute HF solution.

The homogenous boron emitter can be created using different methods including, but not limited to: ion implantation, BBr₃ or BCl₃ diffusion used in conjunction with a barrier

layer on the front side of the wafer, and depositing a single-side BSG layer using a chemical vapor deposition tool followed by a high temperature drive-in step.

Boron diffusion processes are known to sometime form an undesirable boron-rich layer (BRL) at the wafer surface. This BRL layer has been identified as boron silicide (SiB_6). In an embodiment a BRL can be removed by subjecting the wafers to an oxidizing ambient between 600°C and 800°C . The oxidized BRL layer can then be removed by submerging the wafers in a dilute HF solution.

The wafer is then subjected to another oxidation process which grows a SiO_2 layer (504) on the surface of the wafer as shown in Figure 5H. A thermal oxidation process may be used which typically employs a heated quartz tube furnace with an oxidizing ambient. This high temperature oxidation step will at the same time further drive the phosphorus atoms in the existing front side n+ layer (shown as (502'') in Figure 5G) deeper into the wafer, thus creating a modified n+ layer shown as (502''') in Figure 5H. Also during the thermal oxidation the boron emitter (shown as (506) in Figure 5G) will have its profile modified by both segregation of boron atoms into the oxide layer and by the high temperature of the process. These two effects will create a modified boron emitter (506') with a lower surface concentration and a deeper profile.

Alternatively, the oxide layer (504) may be formed by other methods such as (i) thermal oxidation, (ii) depositing a liquid composition comprising silicon dioxide particles (e.g. printing, spraying, dipping etc.), (iii) chemical vapor deposition, (iv) chemical oxidation, (v) steam oxidation, (vi) printing and oxidizing a composition comprising of silicon particles, and (vii) growing and oxidizing a porous silicon layer. The thickness of the SiO_2 layer is 10 nm to 100 in an embodiment.

For the next step, shown in Figure 5I, a phosphorus-containing paste is screen printed onto the oxidized rear surface followed by a low temperature bake in order to drive off solvents from the paste to form a patterned phosphorus-containing paste area (507).

The oxidized rear surface does not contain any via or any through hole that enables the direct contact of the pastes with the rear surface (503) of the substrate in an embodiment. As illustrated in Figure 5I, the phosphorus-containing paste is deposited on the SiO_2 layer and the phosphorus diffuses into the silicon wafer in the following drive-in process.

The next step is a high temperature drive-in process. The process is performed in a quartz tube furnace in an N_2 ambient in an embodiment. During this high temperature step the

phosphorus paste locally reacts with oxide layer forming new phosphorus source layers (507') which reach the underlying silicon wafer and locally dope to form the phosphorus BSF (508) as shown in Figure 5J. During this step the phosphorous diffusion will compensate the existing boron emitter (506') in the regions where phosphorous paste (507) is printed. The temperature of the drive-in process is 850°C to 1000°C in an embodiment. The time period of the drive-in process is 20 minutes to 2 hours in an embodiment.

This high temperature drive-in step can at the same time drive the phosphorus atoms in the existing front side n+ layer (shown as (502'')) in Figures 5H and 5I) deeper into the wafer thus creating a yet further modified n+ layer shown as (502^{iv}) in Figure 5J in an embodiment. This modified n+ layer (502^{iv}) is the FSF. Also during this high temperature step the boron atoms in the existing emitter regions (shown as 506' in Figure 5I) are driven deeper into the wafer creating a modified boron emitter regions shown as (506'') in Figure 5J. It should be noted that the phosphorus doping in the BSF regions (508) needs to be heavy enough to overcompensate the underlying boron doping (506'').

The next step is to remove the oxide layer and residual paste layers exposing the FSF (502^{iv}) on the front side, the boron emitter (506'') and the phosphorus BSF (508) on the rear side as shown in Figure 5K. The oxide layer can be removed by submerging the wafers in a dilute HF solution.

The front and rear surfaces are subsequently coated with passivation layers (509) and (510), respectively, as shown in Figure 5L. Such passivation film may comprise at least one of silicon nitride, aluminum oxide and silicon oxide. In some embodiments, the passivation film may be a stack structure comprising multiple, i.e. two or more layers. Such stack structure may include at least one layer comprising silicon nitride and at least one layer comprising one of silicon oxide and aluminum oxide. The passivation film may be prepared using a number of techniques. In some embodiments, the passivation film may be deposited using a chemical vapor deposition technique, such as plasma enhanced chemical vapor deposition (PECVD). Passivation films deposited on the back and front surfaces of the substrate may be the same or different. In some embodiments, a passivation film on the back surface of the substrate may be thicker than the one on the front surface of the substrate, while in some other embodiments, a passivation film on the back surface of the substrate may be thinner than the one on the front surface of the substrate. A thickness of the passivation film may vary. In some embodiments,

such thickness may be from 30 nm to 300 nm or from 50 nm to 250 nm or any value or subrange within these ranges.

The next step is to apply boron emitter metal contacts (511) and phosphorus BSF contacts (512), as shown in Figure 5M. The formation of the metal contacts is not limited to a particular process. In an embodiment, the metal contacts are formed as described above with reference to Figures 4N-4R.

There are several methods of depositing the boron-containing paste and phosphorus-containing paste. Screen printing, in particular, is beneficial for the deposition of the paste since it is commonly used in solar cell manufacturing for the deposition of front and rear metal pastes. For better printing efficiency and performance, the paste is preferred to be a non-Newtonian or shear-thinning fluid.

Non-Newtonian fluid refers to a fluid that has flow properties that are not described by a single constant value of viscosity, or resistance to flow. Shear thinning refers to a fluid which has a viscosity that decreases with increasing rate of shear. In general, shear thinning behavior is observed in colloidal suspensions, where the weak hydrostatic and electrostatic interaction between particles and their surface groups tends to increase viscosity in non-dynamic force regimes. The addition of a relatively small shear force overcomes the hydrostatic interaction and thus tends to reduce the viscosity of the fluid.

Consequently, the viscosity of the paste is preferred to be relatively low at high shear rates in order to pass through a screen pattern, but is also preferred to be relatively high prior to and after deposition (at low or zero shear rates), such that the paste will not run through the screen or on the substrate surface respectively.

Boron-containing paste comprises a boron compound; a polymer binder; a solvent, and optionally a ceramic compound. Phosphorus-containing paste comprises a phosphorus compound; a polymer binder; a solvent; and optionally a ceramic compound.

The boron compound includes, but not limited to, boron (B), boron nitride (BN), boron oxide (B_2O_3), boric acid ($B(OH)_3$), boron carbide (B_4C), boron silicide (B_2Si , B_3Si , B_4Si , B_6Si), boron-doped group IV nanoparticles (such as nc-Si:B), aluminum boride (AlB_2), barium boride (BaB_6), calcium boride (CaB_6), cerium boride (CeB_6), chromium boride (CrB), cobalt boride (Co_2B-Co_3B), dysprosium boride (DyB_4 , DyB_6), erbium boride (ErB_4), europium boride (EuB_6), gadolinium boride (GdB_6), hafnium boride (HfB_2), holmium boride (HoB_4), iron boride

(Fe₂B), lanthanum boride (LaB₆), lutetium boride (LuB₄), magnesium boride (MgB₂), manganese boride (MnB, MnB₂), molybdenum boride (MoB), neodymium boride (NdB₆), nickel boride (NiB), niobium boride (NbB₂), praseodymium boride (PrB₆), rhenium boride (Re₇B₃), samarium boride (SmB₆), scandium boride (ScB₂), strontium boride (SrB₆), tantalum boride (TaB₂), terbium boride (TbB₆), thulium boride (TmB₄), titanium boride (TiB₂), tungsten boride (WB, W₂B, W₂B₅), vanadium boride (VB₂), ytterbium boride (YbB₆), and zirconium boride (ZrB₂, ZrB₁₂).

The boron compound is between 0.5 and 50 wt% in an embodiment, and between 1 and 10 wt% in another embodiment, based on the total weight of the paste.

The phosphorus compound includes, but not limited to, salts of linear phosphoric acids H(O-PO(OH))_nOH, where $n \geq 1$, and amount of substituent cations $X \leq n+2$; salts of cyclic phosphoric acids (O-PO(OH))_n, where $n \geq 3$, and amount of substituent cations $X \leq n$, mono- and di-substituted salts of phosphorus acid HPO(OH)₂, and salt of hypophosphorus acid H₂PO(OH); and substituent cations X are ammonium, its organic derivatives, and metal cations, preferably Al, Ba, Ca, Ce, Mg, Hf, Ta, Ti, Zr, La.

The phosphorus compound is between 20 and 90 wt% in an embodiment, and between 40 and 70 wt% in another embodiment, based on the total weight of the paste.

A ceramic compound may be included in the paste. During the high temperature diffusion process, boron and phosphorus are allowed to diffuse into the substrate, while the diffusion of ambient materials may be blocked or substantially reduced by the ceramic material. In an embodiment, the ceramic compound is selected in terms of compatibility with the silicon substrate. Some of the oxide materials in contact with silicon at an elevated temperature may get reduced introducing impurities into the wafer.

The ceramic compound include, but not limited to, SiN, SiO₂, SiC, TiO₂, Al₂O₃, MgO, CaO, Li₂O, BeO, SrO, Sc₂O₃, Y₂O₃, La₂O₃, CeO₂, Ce₂O₃, Pr₂O₃, Nd₂O₃, Sm₂O₃, EuO, Gd₂O₃, Ta₂O₅, Tb₂O₃, Dy₂O₃, Ho₂O₃, Er₂O₃, Tm₂O₃, Yb₂O₃, Lu₂O₃, ThO₂, UO₂, ZrO₂ and HfO₂. In an embodiment, the ceramic compound is selected from the group consisting of silicon oxide (SiO₂), titanium oxide (TiO₂), aluminum oxide (Al₂O₃), magnesium oxide (MgO), tantalum oxide (Ta₂O₅), and zirconium oxide (ZrO₂), and combinations thereof.

In an alternate configuration, the particle surface of the ceramic compound may be treated with a ligand or capping agent in order to disperse in a set of solvents and optimize shear thinning behavior. In general, a capping agent or ligand is a set of atoms or groups of

atoms bound to a "central atom" in a polyatomic molecular entity. The capping agent is selected for some property or function not possessed by the underlying surface to which it may be attached.

For the selection and modification of the ceramic compound, publicly available paper such as K.J. Hubbard and D.G. Schlom, Thermodynamic stability of binary metal oxides in contact with Silicon, J. Mater. Research, v 11(11), 1996) and prior patent application such as US Utility Patent Publication US20120280183 can be referred to.

The ceramic compound is between 0 and 50 wt% in an embodiment, between 3 and 40 wt% in another embodiment, 5 and 30 wt% in still another embodiment, based on the total weight of the paste.

A polymer binder may be included in the paste in order to optimize viscoelastic behavior of the paste for screen printing. The polymer binder includes, but is not limited to, polyacrylates, polymethacrylate, polyacetals and their derivatives (e.g. methyl, ethyl, butyl), polyvinyls, a cellulose (including its ethers and esters), and copolymers thereof. Two or more types of the polymer binder can be used in mixture.

The polymer binder is between 0.5 and 10 wt% in an embodiment, between 0.5 and 3 wt% in another embodiment, and between 0.75 and 2 wt% in still another embodiment, based on the total weight of the paste.

The component of the paste can be dispersed in a solvent, such as alcohols (e.g. terpineol), aldehydes, ketones (e.g. cyclohexanone), carboxylic acids, esters, amines, organosiloxanes, halogenated hydrocarbons, and other hydrocarbon solvents. In addition, the set of solvents may be mixed in order to optimize physical characteristics such as viscosity, density, polarity, etc.

For the purposes of this disclosure and unless otherwise specified, "a" or "an" means "one or more." All patents, applications, references and publications cited herein are incorporated by reference in their entirety to the same extent as if they were individually incorporated by reference.

The invention has been described with reference to various specific and illustrative embodiments. However, it should be understood that many variations and modifications may be made while remaining within the spirit and scope of the invention.

EXAMPLES

Experiment 1

A set of 156mm pseudo square, 180 micron thick, n-type, 5 Ohm-cm silicon wafers were oxidized in a quartz furnace at 1000°C in an oxidizing ambient for 60 minutes creating an oxide layer of approximately 50 nm on both sides of the wafers. The oxidized wafers were screen printed with a phosphorus-containing paste using a first pattern. Printed wafers were subsequently baked in air at 170°C for approximately 1 minute.

Wafers were then loaded into a quartz tube furnace and subjected to a temperature of about 925°C for 60 minutes in an N₂ ambient. The wafers were then dipped in a dilute hydrofluoric acid and hydrochloric acid solution to remove the oxide layer. Wafers were cleaned in a hot mixture of H₂O₂, HCl and water, followed by HF:HCl to remove any residual phosphorus-containing paste and to clean the wafer surface for the next oxidation step.

Wafers were then oxidized in a quartz furnace at 1000°C in an oxidizing ambient for 60 minutes creating an oxide layer of approximately 50 nm on both sides of the wafers. The oxidized wafers were screen printed with a boron-containing paste using a second pattern wherein the first pattern and the second pattern collectively form an interdigitated pattern.

Printed wafers were subsequently baked in air at 170°C for approximately 1 minute. Wafers were then loaded into a quartz tube furnace and subjected to a temperature of about 925°C for 60 minutes in an N₂ ambient. The wafers were then dipped in a dilute hydrofluoric acid and hydrochloric acid solution to remove the oxide layer. Wafers were cleaned in a hot mixture of H₂O₂, HCl and water, followed by HF:HCl to remove any residual boron-containing paste.

Figure 6 shows a schematic of the interdigitated pattern where the boron emitter region is indicated as (604), the non-printed region is indicated as (602) and phosphorus BSF region is indicated as (600). The boron emitter regions (604) were approximately 1600 microns wide. The non-printed or gap regions (602) were approximately 150 microns wide. The phosphorus BSF regions (600) were approximately 300 microns wide. Boron and phosphorus SIMS profiles were measured in the center of regions (600), (602), and (604). An additional SIMS profile was also measured on the far edge of region (604) adjacent to non-printed region (602).

The SIMS profiles measured in the center of the boron-containing paste printed area (604) corresponding to the emitter region are shown in Figure 7A with the boron profile indicated as (701) and the phosphorus profile indicated as (702). The SIMS profiles measured in the far edge of the boron printed region (604) adjacent to the non-printed region (602) are shown in Figure 7B with the boron profile indicated as (703) and the phosphorus profile indicated as (704). It is clear from Figures 7A and 7B that there are negligible phosphorus signals ((702) and (704)) indicating that localized boron doping has been achieved in the boron emitter region.

The SIMS profiles measured in the center of the non-printed region (602) corresponding to the gap are shown in Figure 7C with the boron profile indicated as (705) and the phosphorus profile indicated as (706). Profiles (705) and (706) show that both boron and phosphorus doping has been suppressed in the non-printed region (602) indicating that localized doping was achieved.

The SIMS profiles measured in the center of the phosphorus-containing paste printed area (600) corresponding to the BSF region are shown in Figure 7D with the boron profile indicated as (707) and the phosphorus profile indicated as (708). It is clear from Figure 7D that the boron signal (707) is negligible indicating that localized phosphorus doping was achieved in the BSF region (600).

Experiment 2

Monocrystalline 156 mm pseudo-square n-type silicon wafers, 180 μm thick, were textured in a KOH solution to form random pyramid texture for enhanced light trapping. Next, after chemical cleaning, the wafers were loaded in the quartz tube furnace, and they were diffused in the $\text{N}_2:\text{O}_2:\text{POCl}_3$ ambient at 810°C for 20min to form phosphorous doped layers at the wafer surfaces. Then, the diffused layer was etched from the rear side of the wafer in the mixture of nitric acid, hydrofluoric (HF) acid and water, using silicon nitride as a mask on the front side of the wafer. Further, after removal of the etch mask in a mixture of hydrofluoric acid (HF), hydrochloric acid (HCl), and water, the wafers were oxidized in a quartz furnace at 1000°C in a dry oxidizing ambient for 120 minutes creating an oxide layer of approximately 80 nm on both sides of the wafers.

The oxidized wafers were screen printed with a boron-containing paste to form a first pattern of lines (approximately 700 μm wide with a pitch of 1.2mm) on the rear side of the

wafer. Printed wafers were subsequently baked in air at 170°C for approximately 1 minute.

Wafers were then loaded into a quartz tube furnace and subjected to a temperature of about 950°C for 60 minutes in an N₂ ambient. The wafers were then dipped in a mixture of HF, HCl and water to remove the oxide layer. Wafers were further cleaned in a hot mixture of H₂O₂, HCl and water, followed by HF:HCl to remove any residual boron paste and to clean the wafer surface for the next oxidation step.

Subsequently, the wafers were oxidized in a quartz furnace at 855°C in a wet oxidizing ambient for 60 minutes creating an oxide layer of approximately 50 nm on both sides of the wafers. Then the oxidized wafers were screen printed with a phosphorous-containing paste using a second pattern with 300um wide fingers, wherein the first pattern and the second pattern collectively form an interdigitated pattern. Printed wafers were subsequently baked in air at 170°C for approximately 1 minute.

Wafers were then loaded into a quartz tube furnace and subjected to a temperature of about 905°C for 60 minutes in an N₂ ambient. The wafers were then dipped in a mixture of HF, HCl and water to remove the oxide layer. Wafers were cleaned in a hot mixture of H₂O₂, HCl and water, followed by HF:HCl to remove any residual phosphorous paste.

Further, silicon nitride passivation layers, about 80 nm thick with a refractive index of 2.1, were deposited on the front and the rear side of the wafers.

Next, metal contacts were deposited on the rear side of the wafers. The widths of printed metal fingers were about 100um and 150 um, respectively. Subsequently the wafers were fired in a belt firing furnace at a peak temperature of about 800C. Next, a pattern of dielectric insulation material was double-printed onto the rear side of the wafer, followed by Ag paste busbars, which were aligned to the dielectric pattern. The role of the dielectric is to provide electrical insulation between the fingers and the busbars of the opposite polarity. Table 1 shows solar cell efficiency results, obtained under simulated AM1.5G spectrum.

Table 1. Measured efficiency from the lot of 13 solar cells.

Condition	Voc (mV)	Jsc (mA/cm2)	FF(%)	Efficiency (%)
Best Cell	644.5	39.92	77.34	19.8
Average	642.1	39.79	77.1	19.7
Standard Deviation	1.3	0.09	0.24	0.06

CLAIMS

WHAT IS CLAIMED IS:

1. A method for manufacturing an interdigitated back contact solar cell, comprising steps of:
 - (a) providing a doped silicon substrate, the substrate comprising a front, sunward facing, surface and a rear surface;
 - (b) forming a first silicon dioxide layer on the front surface and the rear surface;
 - (c) depositing a boron-containing doping paste on the first silicon dioxide layer of the rear surface in a first pattern, wherein the boron-containing paste comprises a boron compound and a solvent;
 - (d) heating the silicon substrate in a first ambient to a first temperature and for a first time period in order to locally diffuse boron into the rear surface of the silicon substrate, thereby forming a p⁺ region on the rear surface of the silicon substrate;
 - (e) removing the first silicon dioxide layer from the silicon substrate;
 - (f) forming a second silicon dioxide layer on the front surface and the rear surface;
 - (g) depositing a phosphorus-containing doping paste on the second dioxide layer of the rear surface in a second pattern, wherein the phosphorus-containing doping paste comprising a phosphorus compound and a solvent;
 - (h) heating the silicon substrate in a second ambient to a second temperature and for a second time period in order to locally diffuse phosphorus into the rear surface of the silicon substrate, thereby forming an n⁺ region on the rear surface of the silicon substrate; and
 - (i) removing the second silicon dioxide layer from the silicon substrate,wherein the first pattern and the second pattern collectively form an interdigitated pattern.
2. A method of claim 1, wherein the steps (b), (c), (d) and (e) are conducted prior to the steps (f), (g), (h) and (i).
3. A method of claim 1, wherein the steps (f), (g), (h) and (i) are conducted prior to the steps (b), (c), (d) and (e).

4. A method of claim 1, wherein the silicon dioxide layers are formed by a method selected from the group consisting of (i) thermal oxidation, (ii) depositing a liquid composition comprising silicon dioxide particles, (iii) chemical vapor deposition, (iv) chemical oxidation, (v) steam oxidation, (vi) printing and oxidizing a composition comprising of silicon particles, and (vii) growing and oxidizing a porous silicon layer.
5. A method of claim 1, wherein the thickness of the silicon dioxide layers is between 10 nm and 100nm.
6. A method of claim 1, wherein a doped layer is formed on the front surface of the silicon substrate prior to the step (b) and wherein the doped layer is doped with the same dopant as the dopant of the silicon substrate.
7. A method of claim 1, further comprising steps of:
 - (j) forming a passivation layer on both the front surface and the rear surface; and
 - (k) forming a first electrode and a second electrode on the rear surface, wherein the first electrode is in electric contact with the p⁺ region on the rear surface of the silicon substrate and wherein the second electrode is in electric contact with the n⁺ region on the rear surface of the silicon substrate.
8. A method of claim 7, wherein the passivation layer comprises a first passivation layer and a second passivation layer formed on the first passivation layer, wherein the first passivation layer consists of silicon oxide or aluminum oxide and wherein the second passivation layer consists of silicon nitride.
9. A method of claim 7, wherein the first electrode and the second electrode are formed by screen printing and firing a paste containing silver powder.
10. A method of claim 7, wherein the step (k) comprises the steps of:
 - (k1) forming the first electrode over the p⁺ region on the rear surface;

- (k2) forming the second electrode over the n+ region on the rear surface;
- (k3) forming a patterned insulator layer over part of the first electrode and part of the second electrode;
- (k4) forming a first busbar having electrical connection with the first electrode, wherein electrical shunt path between the first busbar and the second electrode is prevented by the insulator layer existing between the first busbar and the second electrode; and
- (k5) forming a second busbar having electrical connection with the second electrode, wherein electrical shunt path between the second busbar and the first electrode is prevented by the insulator layer existing between the second busbar and the first electrode.

11. A method of claim 10, wherein the patterned dielectric insulator layer is formed by screen printing a paste comprising a ceramic powder or oxide powders and an organic vehicle over the first and second electrodes.

12. A method of claim 1, wherein the first temperature is 850 - 1000°C, wherein the first ambient is nitrogen, oxygen, or mixture thereof, wherein the second temperature is 850 - 1000°C, and wherein the second ambient is nitrogen, oxygen, or a mixture thereof.

13. A method for manufacturing an interdigitated back contact solar cell, comprising steps of:

- (a) providing a doped silicon substrate, the substrate comprising a front, sunward facing, surface and a rear surface;
- (b) doping the rear surface of the substrate homogeneously with boron in a first pattern, thereby forming a p+ region on the rear surface of the silicon substrate, wherein the first pattern is a blanket pattern;
- (c) forming a silicon dioxide layer on the front surface and the rear surface;
- (d) depositing a phosphorus-containing doping paste on the rear surface in a second pattern, wherein the phosphorus-containing doping paste comprising a phosphorus compound and a solvent;
- (e) heating the silicon substrate in an ambient to a temperature and for a time period in order to locally diffuse phosphorus into the rear surface of the silicon substrate, thereby forming

an n⁺ region on the rear surface of the silicon substrate through the second pattern, wherein the p⁺ region and the n⁺ region on the rear surface collectively form an interdigitated pattern; and

(f) removing the second silicon dioxide layer from the silicon substrate.

14. A method of claim 13, wherein the rear surface of the substrate is doped with boron by one selected from the method consisting of deposition of boron-containing doping paste followed by a thermal drive-in step, ion implantation, BBr₃ diffusion, BCl₃ diffusion, and BSG deposition using chemical vapor deposition followed by a thermal drive-in step.





Fig. 2A






Fig. 2B




Fig. 3A




Fig. 3B

Fig. 4A




Fig. 4B




Fig. 4C




Fig. 4D




Fig. 4E




Fig. 4F




Fig. 4G





Fig. 4H







Fig. 4K




Fig. 4L





Fig. 4M









Fig. 4N










Fig. 5A




Fig. 5B




Fig. 5C




Fig. 5D





Fig. 5E






Fig. 5F




Fig. 5G

Fig. 5H




Fig. 5I




Fig. 5J




Fig. 5K




Fig. 5L





Fig. 5M






Fig. 6




Fig. 7A




Fig. 7B




Fig. 7C




Fig. 7D

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2014/066598

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01L31/18
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 2011 124603 A (SHARP KK) 23 June 2011 (2011-06-23) paragraphs [0030] - [0036]; figures 2-4 -----	1-14
A	US 2008/210298 A1 (KUEBELBECK ARMIN [DE] ET AL) 4 September 2008 (2008-09-04) paragraphs [0029] - [0030], [0034] - [0036], [0042] - [0047] ----- -/--	1-14



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

30 January 2015

Date of mailing of the international search report

18/02/2015

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Pantelidis, D

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2014/066598

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WOEHL R ET AL: "19.7% Efficient All-Screen-Printed Back-Contact Back-Junction Silicon Solar Cell With Aluminum-Alloyed Emitter", IEEE ELECTRON DEVICE LETTERS, IEEE SERVICE CENTER, NEW YORK, NY, US, vol. 32, no. 3, 1 March 2011 (2011-03-01), pages 345-347, XP011348583, ISSN: 0741-3106, DOI: 10.1109/LED.2010.2097238 page 345, right-hand column, paragraph 3 - page 346, right-hand column, paragraph 1; figure 2 -----	1-14

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2014/066598

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
JP 2011124603	A	23-06-2011	NONE	

US 2008210298	A1	04-09-2008	CN 101218184 A	09-07-2008
			DE 102005032807 A1	18-01-2007
			EP 1902000 A1	26-03-2008
			JP 2009501436 A	15-01-2009
			KR 20080027390 A	26-03-2008
			US 2008210298 A1	04-09-2008
			WO 2007006381 A1	18-01-2007
