Abstract: An integrated circuit including a low drop out (LDO) regulator configured to implement transient response and loop stability in a capacitor-less configuration, including an error amplifier configured to receive a bandgap reference input; first and second pass elements configured to receive outputs from the error amplifier; first and second resistor feedback networks, the first resistor network configured to provide a feedback output as an input to the error amplifier; an overshoot protection circuit; and an output connected to the pass transistors; wherein the capacitor-less low dropout (LDO) regulator is operable without an output capacitor.
Declarations under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(H))

— as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(H(h))

Published:

— with international search report (Art. 21(3))
CAPACITOR-LESS LOW DROP-OUT (LDO) REGULATOR

TECHNICAL FIELD

The present disclosure relates to low dropout (LDO) regulators and, particularly, to an improved LDO regulator that controls overshoot and undershoot and has improved stability and current consumption without use of an output capacitor.

BACKGROUND

Low dropout (LDO) regulators are DC linear voltage regulators that are commonly used to supply voltages to various components in electronic devices. LDO regulators are characterized by a small input to output differential ("dropout") voltage, high efficiency and low heat dissipation.

Referring to FIG. 1, depicted is a schematic diagram of a conventional low dropout (LDO) voltage regulator 100. The LDO voltage regulator 100 includes a feedback circuit 102 including an error amplifier 110, feedback network 114, a stable voltage reference 108, and pass element 112. The pass element 112 may comprise a FET or BJT transistor.

The purpose of the LDO voltage regulator is to maintain a desired voltage at node VOUT when in a regulation mode of operation. The error amplifier 110 compares a sample of the VOUT voltage, fed via feedback network 114 (i.e., voltage divider comprising resistors 120, 122) into the positive input of the error amplifier 110, with a reference voltage from 108 fed into the negative input of the error amplifier 110.

If the voltage that is fed back is lower than the reference voltage, the pass element 112 increases the output voltage. If the feedback voltage is higher than the reference voltage, the pass element decreases the output voltage.

The input and output capacitors 115, 116 reduce the circuit's sensitivity to noise as well as, in the case of the output capacitor 116, affecting the stability of the control loop and the circuit's response to changes in load current.

Typically, the feedback circuit 102 comprises an integrated circuit, while the input and output capacitors 115, 116 are external to the integrated circuit. The output capacitor
116 may have a value in the microfarad range and thus is relatively large. This can occupy a significant amount of "board space" and may require an output pin from the integrated circuit. Also, a capacitor may be relatively expensive, particularly where a capacitor with a low ESR (equivalent series resistance) is required.

**SUMMARY**

According to an embodiment, a capacitor-less low drop out (LDO) regulator, includes an error amplifier configured to receive a bandgap reference input; first and second pass transistors configured to receive outputs from the error amplifier; first and second resistor feedback networks, the first resistor network configured to provide a feedback output as an input to the error amplifier; an overshoot protection circuit; and an output connected to the pass transistors; wherein the capacitor-less low dropout (LDO) regulator is operable without an output capacitor. In some embodiments, a driver is coupled between the error amplifier and the output. In some embodiments, the second resistor feedback network is configured to provide a comparator feedback output as an input to the overshoot protection circuit. In some embodiments, the overshoot protection circuit includes a comparator configured to compare the comparator feedback output and the bandgap reference input. In some embodiments, the error amplifier comprises a folded cascode amplifier. In some embodiments, the first pass transistor implements a capacitor at the output of the error amplifier to compensate for slow response. In some embodiments, the second pass transistor implements a capacitor coupled to a differential pair input circuit of the folded cascode amplifier.

An integrated circuit including a low drop out (LDO) regulator configured to implement transient response and loop stability in a capacitor-less configuration, according to embodiments includes an error amplifier configured to receive a bandgap reference input; first and second pass elements configured to receive outputs from the error amplifier; first and second resistor feedback networks, the first resistor network configured to provide a feedback output as an input to the error amplifier; an overshoot protection circuit; and an output connected to the first and second pass elements; wherein the integrated circuit is operable to implement the low dropout regulator without an output capacitor. In some embodiments, a driver is coupled between the error amplifier and the output.
In some embodiments, the second resistor feedback network is configured to provide a comparator feedback output as an input to the overshoot protection circuit. In some embodiments, the overshoot protection circuit includes a comparator configured to compare the comparator feedback output and the bandgap reference input. In some embodiments, the error amplifier comprises a folded cascode amplifier. In some embodiments, the first pass element implements a capacitor at the output of the error amplifier to compensate for slow response. In some embodiments, the second pass element implements a capacitor coupled to a differential pair input circuit of the folded cascode amplifier.

A method for providing a low drop out (LDO) regulator configured to implement transient response and loop stability in a capacitor-less configuration, according to embodiments includes providing an error amplifier configured to receive a bandgap reference input; providing first and second pass elements configured to receive outputs from the error amplifier; providing first and second resistor feedback networks, the first resistor network configured to provide a feedback output as an input to the error amplifier; providing an overshoot protection circuit; and providing an output connected to the first and second pass elements; wherein the integrated circuit is operable to implement the low dropout regulator without an output capacitor.

In some embodiments, the method include providing a driver coupled between the error amplifier and the output. In some embodiments, the second resistor feedback network is configured to provide a comparator feedback output as an input to the overshoot protection circuit. In some embodiments, the overshoot protection circuit includes a comparator configured to compare the comparator feedback output and the bandgap reference input. In some embodiments, the error amplifier comprises a folded cascode amplifier. In some embodiments, the first pass element implements a capacitor at the output of the error amplifier to compensate for slow response. In some embodiments, the second pass element implements a capacitor coupled to a differential pair input circuit of the folded cascode amplifier.

These, and other, aspects of the disclosure will be better appreciated and understood when considered in conjunction with the following description and the accompanying drawings. It should be understood, however, that the following description, while
indicating various embodiments of the disclosure and numerous specific details thereof, is given by way of illustration and not of limitation. Many substitutions, modifications, additions and/or rearrangements may be made within the scope of the disclosure without departing from the spirit thereof, and the disclosure includes all such substitutions, modifications, additions and/or rearrangements.

**BRIEF DESCRIPTION OF THE DRAWINGS**

The drawings accompanying and forming part of this specification are included to depict certain aspects of the disclosure. It should be noted that the features illustrated in the drawings are not necessarily drawn to scale. A more complete understanding of the disclosure and the advantages thereof may be acquired by referring to the following description, taken in conjunction with the accompanying drawings in which like reference numbers indicate like features and wherein:

FIG. 1 is a diagram illustrating an exemplary LDO.

FIG. 2 is a diagram illustrating an exemplary LDO according to embodiment.

FIG. 3 is a diagram illustrating an exemplary LDO of FIG. 2 in greater detail.

FIG. 4 is a plot of output voltage with respect to load current variation according to embodiments.

FIG. 5 is a plot of output voltage vs. temperature for various scenarios according to embodiments.

FIG. 6 is a Bode plot showing phase and gain margin according to embodiments.

FIG. 7 is a plot of output voltage with respect to fast load current pulses according to embodiments.
DETAILED DESCRIPTION

The disclosure and various features and advantageous details thereof are explained more fully with reference to the exemplary, and therefore non-limiting, embodiments illustrated in the accompanying drawings and detailed in the following description. It should be understood, however, that the detailed description and the specific examples, while indicating the preferred embodiments, are given by way of illustration only and not by way of limitation. Descriptions of known programming techniques, computer software, hardware, operating platforms and protocols may be omitted so as not to unnecessarily obscure the disclosure in detail. Various substitutions, modifications, additions and/or rearrangements within the spirit and/or scope of the underlying inventive concept will become apparent to those skilled in the art from this disclosure.

Turning now to FIG. 2, a diagram illustrating an exemplary LDO 200 in accordance with embodiments is shown. As will be discussed in greater detail below, the LDO 200 may control undershoot or voltage drop of the LDO regulator's output during fast incremental current load without an output capacitor; may control overshoot of the LDO regulator's output during fast decremental current load without an (internal or) external output capacitor; stabilize the error amplifier loop without an output capacitor; and reduce current consumption to less than 120 microamps.

As shown, the LDO regulator 200 includes an error amplifier 205, first and second pass elements 214, 217, driver 218, first and second resistor divider networks 208, 210, and overshoot protection circuit 212. As will be explained in greater detail below, in some embodiments, the pass element 214 may be embodied as a capacitor that transfers fast negative load transients at the output to a pair of common gate amplifiers (FIG. 3), which then feed the signal to the driver 218 to stabilize the output during voltage dips. Similarly, the pass element 217 may be embodied as a capacitor that transfers fast positive load transients at the output to a common gate amplifier, which feeds the signal to the input of the driver 218 to stabilize the output during voltage surges. The driver 218 may supply load current and may be controlled by the output of the error amplifier 205. In some embodiments, the common gate amplifiers are integrated with the error amplifier 205.
The error amplifier 205 may be implemented as a folded cascode amplifier. An overshoot protection circuit 212 includes a comparator 216 and transistor M18. The comparator 216 compares the bandgap reference with the output of a second resistor network 210 to quickly pull down the output by providing a discharge path. The transistor M18 is turned on whenever the output overshoots beyond its desired value and thus the output voltage is quickly pulled back to its original value. In some embodiments, the comparator 216 turns on the transistor when the output overshoots beyond 18 mV.

Broadly speaking, it is undesirable for the comparator 216 to become an amplifier in parallel to the main error amplifier 205 and cause the LDO 200 to oscillate. To prevent a simultaneous push-pull operation, in some embodiments, the comparator's positive input CMP_FB is typically 90% of the bandgap voltage. The bandgap voltage is connected to the comparator's negative input and so for normal DC operation, the output of the comparator is 0 and thus does not participate in loop regulation. The resistor divider network 210 provides the other input to the comparator 216.

As noted above, an aspect of embodiments is handling slow LDO response to fast incremental load transients. FIG. 3 illustrates in greater detail a circuit for doing so. As shown in FIG. 3, the error amplifier 200 may be implemented as a folded cascode amplifier. Further, in the embodiment illustrated, the pass elements 214, 217 are implemented as moscap transistors and the driver 218 may be a PMOS driver.

As shown, the error amplifier 205 receives as inputs the feedback voltage Vfb and the bandgap reference Vref. The differential input is coupled to the cascode stage between transistor M10, M11 and M8, M9, respectively, as well as moscap M16 (217). The folded cascode amplifier further includes transistors M4-M7 and M12-M15. Transistors M4, M5, M12, M13 are coupled to provide an output to the moscap M17 (214). Transistor M4, M13, and M9 couple to PMOS driver 218.

In operation, the moscap 214 formed by M17 transfers the output negative spike to the source terminal of the NMOS transistors M4, M13. The NMOS transistors M4, M13 function as a common gate amplifier to boost the output voltage by a gain of GmRo, where Gm is the transconductance of M4 and Ro is the small signal output impedance of M4, M13. The output of the common gate amplifier formed by M4 and M13 is several times
greater than its input signal, which is fed to the gate of the PMOS driver 218, which helps the PMOS driver 218 quickly push large current into the output load and prevents the output voltage from a steep fall.

By pulling extra current through the NMOS load pair, the common gate amplifier M4, M13 is biased during large signal input differential signal operation and further aids the bandwidth of the common gate amplifier. Similarly, the moscap 217 (Ml 6) transfers the output positive spike to the source of the M9 transistor, which acts as a common gate amplifier and feeds it to the input of the PMOS driver 218 to stabilize VDDCORE during voltage surges.

In this way, the AC stability of the LDO is improved, by creating a dominant pole along with the desired LHP zero. By using a common gate amplifier embedded with the folded cascode amplifier, the current consumption may be reduced to well below 120 μA for the worst corner and yet still achieve good transient response in high power mode. In addition, the pass elements 214, 217 provide frequency compensation for the LDO apart from the transient load response. Thus, the error amplifier 205 along with pass elements 214, 217 ensure a quick response to transient loads as well as ensure stability of the cap-less LDO.

FIGS. 4-7 illustrate more particularly advantages of embodiments. FIG. 4 illustrates a graph 400 of a high power mode voltage swing. Shown at 402 is load current and shown at 404 is output voltage. As seen at 406, when the load current varies from 10 μA to 5 mA in 5 μS, the output voltage of the cap-less LDO varies by just 100 mV.

FIG. 5 shows a variety of output voltage vs. temperature plots, run according to various parameters, which indicate that the output of the cap-less LDO varies by less than 5mV across Process (Typical, fast, slow, fast-slow, slow-fast), across temperature (-40C to 125C) across load current(10μA to 50mA) and across supply voltage(2V to 3.6V).

FIG. 6 illustrates a Bode plot indicating that even at a worst process corner for stability (Fast), load capacitance of lOnF (found normally in microcontrollers), supply voltage of 3.7V at a temperature of 100 C, the phase margin (PM) is greater than 90 Deg and Gain Margin (GM) is greater than 20 dB.
Finally, shown in FIG. 7 is a graph 700 of a current pulse waveform 704 and output voltage 702. Shown at 706 is a fast load current pulse of 19 mA that transitions in just 1.6 nS. At 708, the effect on the output voltage is shown to be a variation of less than 130 mV.

Although the invention has been described with respect to specific embodiments thereof, these embodiments are merely illustrative, and not restrictive of the invention. The description herein of illustrated embodiments of the invention, including the description in the Abstract and Summary, is not intended to be exhaustive or to limit the invention to the precise forms disclosed herein (and in particular, the inclusion of any particular embodiment, feature or function within the Abstract or Summary is not intended to limit the scope of the invention to such embodiment, feature or function). Rather, the description is intended to describe illustrative embodiments, features and functions in order to provide a person of ordinary skill in the art context to understand the invention without limiting the invention to any particularly described embodiment, feature or function, including any such embodiment feature or function described in the Abstract or Summary.

While specific embodiments of, and examples for, the invention are described herein for illustrative purposes only, various equivalent modifications are possible within the spirit and scope of the invention, as those skilled in the relevant art will recognize and appreciate. As indicated, these modifications may be made to the invention in light of the foregoing description of illustrated embodiments of the invention and are to be included within the spirit and scope of the invention. Thus, while the invention has been described herein with reference to particular embodiments thereof, a latitude of modification, various changes and substitutions are intended in the foregoing disclosures, and it will be appreciated that in some instances some features of embodiments of the invention will be employed without a corresponding use of other features without departing from the scope and spirit of the invention as set forth. Therefore, many modifications may be made to adapt a particular situation or material to the essential scope and spirit of the invention.

Reference throughout this specification to "one embodiment", "an embodiment", or "a specific embodiment" or similar terminology means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment and may not necessarily be present in all embodiments. Thus, respective
appearances of the phrases "in one embodiment", "in an embodiment", or "in a specific embodiment" or similar terminology in various places throughout this specification are not necessarily referring to the same embodiment. Furthermore, the particular features, structures, or characteristics of any particular embodiment may be combined in any suitable manner with one or more other embodiments. It is to be understood that other variations and modifications of the embodiments described and illustrated herein are possible in light of the teachings herein and are to be considered as part of the spirit and scope of the invention.

In the description herein, numerous specific details are provided, such as examples of components and/or methods, to provide a thorough understanding of embodiments of the invention. One skilled in the relevant art will recognize, however, that an embodiment may be able to be practiced without one or more of the specific details, or with other apparatus, systems, assemblies, methods, components, materials, parts, and/or the like. In other instances, well-known structures, components, systems, materials, or operations are not specifically shown or described in detail to avoid obscuring aspects of embodiments of the invention. While the invention may be illustrated by using a particular embodiment, this is not and does not limit the invention to any particular embodiment and a person of ordinary skill in the art will recognize that additional embodiments are readily understandable and are a part of this invention.

As used herein, the terms "comprises," "comprising," "includes," "including," "has," "having," or any other variation thereof, are intended to cover a non-exclusive inclusion. For example, a process, product, article, or apparatus that comprises a list of elements is not necessarily limited only those elements but may include other elements not expressly listed or inherent to such process, process, article, or apparatus.

Furthermore, the term "or" as used herein is generally intended to mean "and/or" unless otherwise indicated. For example, a condition A or B is satisfied by any one of the following: A is true (or present) and B is false (or not present), A is false (or not present) and B is true (or present), and both A and B are true (or present). As used herein, including the claims that follow, a term preceded by "a" or "an" (and "the" when antecedent basis is "a" or "an") includes both singular and plural of such term, unless clearly indicated within the claim otherwise (i.e., that the reference "a" or "an" clearly indicates only the singular or
only the plural). Also, as used in the description herein and throughout the claims that follow, the meaning of "in" includes "in" and "on" unless the context clearly dictates otherwise.

It will be appreciated that one or more of the elements depicted in the drawings/figures can also be implemented in a more separated or integrated manner, or even removed or rendered as inoperable in certain cases, as is useful in accordance with a particular application. Additionally, any signal arrows in the drawings/Figures should be considered only as exemplary, and not limiting, unless otherwise specifically noted.
WHAT is CLAIMED IS:

1. A capacitor-less low drop out (LDO) regulator, comprising:
   an error amplifier configured to receive a bandgap reference input;
   first and second pass transistors configured to receive outputs from the error amplifier;
   first and second resistor feedback networks, the first resistor network configured to provide a feedback output as an input to the error amplifier;
   an overshoot protection circuit; and
   an output connected to the pass transistors;
wherein the capacitor-less low dropout (LDO) regulator is operable without an output capacitor.

2. The capacitor-less low drop out (LDO) regulator of claim 1, further including a driver coupled between the error amplifier and the output.

3. The capacitor-less low drop out (LDO) regulator of claims 1 or 2, wherein the second resistor feedback network is configured to provide a comparator feedback output as an input to the overshoot protection circuit.

4. The capacitor-less low drop out (LDO) regulator of claim 3, wherein the overshoot protection circuit includes a comparator configured to compare the comparator feedback output and the bandgap reference input.

5. The capacitor-less low drop out (LDO) regulator according to one of the preceding claims, wherein the error amplifier comprises a folded cascode amplifier.

6. The capacitor-less low drop out (LDO) regulator according to one of the preceding claims, wherein the first pass transistor implements a capacitor at the output of the error amplifier to compensate for slow response.
7. The capacitor-less low drop out (LDO) regulator according to one of the preceding claims, wherein the second pass transistor implements a capacitor coupled to a differential pair input circuit of the folded cascode amplifier.

8. An integrated circuit including a low drop out (LDO) regulator configured to implement transient response and loop stability in a capacitor-less configuration, comprising:
   - an error amplifier configured to receive a bandgap reference input;
   - first and second pass elements configured to receive outputs from the error amplifier;
   - first and second resistor feedback networks, the first resistor network configured to provide a feedback output as an input to the error amplifier;
   - an overshoot protection circuit; and
   - an output connected to the first and second pass elements;
wherein the integrated circuit is operable to implement the low dropout regulator without an output capacitor.

9. The integrated circuit of claim 8, further including a driver coupled between the error amplifier and the output.

10. The integrated circuit of claims 8 or 9, wherein the second resistor feedback network is configured to provide a comparator feedback output as an input to the overshoot protection circuit.

11. The integrated circuit according to one of the preceding claims 8 to 10, wherein the overshoot protection circuit includes a comparator configured to compare the comparator feedback output and the bandgap reference input.

12. The integrated circuit according to one of the preceding claims 8 to 11, wherein the error amplifier comprises a folded cascode amplifier.

13. The integrated circuit according to one of the preceding claims 8 to 12, wherein the first pass element implements a capacitor at the output of the error amplifier to compensate for slow response.
14. The integrated circuit according to one of the preceding claims 8 to 13, wherein the second pass element implements a capacitor coupled to a differential pair input circuit of the folded cascode amplifier.

15. A method for providing a low drop out (LDO) regulator configured to implement transient response and loop stability in a capacitor-less configuration, comprising:
   - providing an error amplifier configured to receive a bandgap reference input;
   - providing first and second pass elements configured to receive outputs from the error amplifier;
   - providing first and second resistor feedback networks, the first resistor network configured to provide a feedback output as an input to the error amplifier;
   - providing an overshoot protection circuit; and
   - providing an output connected to the pass transistors;
   wherein the capacitor-less low dropout (LDO) regulator is operable without an output capacitor.

16. The method of claim 15, further including providing a driver coupled between the error amplifier and the output.

17. The method of claims 15 or 16, wherein the second resistor feedback network is configured to provide a comparator feedback output as an input to the overshoot protection circuit.

18. The method according to one of the preceding claims 15 to 17, wherein the overshoot protection circuit includes a comparator configured to compare the comparator feedback output and the bandgap reference input.

19. The method according to one of the preceding claims 15 to 18, wherein the error amplifier comprises a folded cascode amplifier.

20. The method according to one of the preceding claims 15 to 19, wherein the first pass element implements a capacitor at the output of the error amplifier to compensate for slow response.
21. The method according to one of the preceding claims 15 to 20, wherein the second pass element implements a capacitor coupled to a differential pair input circuit of the folded cascode amplifier.
FIG. 4

BANDGAP REFERENCE (400)

LOAD ON LDO (402)

CURRENT

HIGH POWER MODE; CURRENT
CONSUMPTION OF 100μA

LDO OUTPUT (404)
FIG. 7

HP MODE, WORST CASE TRANSIENT RESPONSE TO PULSATING LOAD CURRENT

- LDO OUTPUT (702)
- M34: 127.990875μs, 1.81319703V
- M35: 128.038625μs, 1.78955523V
- M36: 128.076275μs

CURRENT LOAD ON LDO (704)

- B: 128.021644μs, 20.04788mA
- M32: 128.076275μs, 1.02793996mA

Load current IN ADDITION TO 20mA load

M31: 127.9555μs, 20.067227mA

TIME (μs)

1.7 1.75 1.8 1.825

V (V)

I (mA)

127.975 128.025 128.05 128.075
INTERNATIONAL SEARCH REPORT

International application No
PCT/US2015/058583

A. CLASSIFICATION OF SUBJECT MATTER
INV. G05F1/575

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
G05F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
EPO-Internal , WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>US 2013/257402 AI (WANG SHAWN [CN] ET AL) 3 October 2013 (2013-10-03)</td>
<td>1, 2, 5, 6, 8, 9, 12, 13, 15, 16, 19, 20</td>
</tr>
<tr>
<td>Y</td>
<td>abstract; figures 3-5</td>
<td>3, 4, 7, 10, 11, 14, 17, 18, 21</td>
</tr>
<tr>
<td>Y</td>
<td>US 2010/201331 AI (IMURA TAKASHI [JP]) 12 August 2010 (2010-08-12)</td>
<td>3, 4, 10, 11, 17, 18</td>
</tr>
</tbody>
</table>

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:
  - "A" document defining the general state of the art which is not considered to be of particular relevance
  - "E" earlier application or patent but published on or after the international filing date
  - "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  - "O" document referring to an oral disclosure, use, exhibition or other means
  - "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"Z" document member of the same patent family

Date of the actual completion of the international search
27 January 2016

Date of mailing of the international search report
04/02/2016

Name and mailing address of the ISA/
European Patent Office, P.B. 5818 Patentlaan 2
NL-2280 HN Rijswijk
Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016

Authorized officer
Ari as Perez, Jagoba
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>CN 103 729 Q03 A (SHANGHAI JUNAKE ELECTRONICS CO LTD)</td>
<td>1-21</td>
</tr>
<tr>
<td>A</td>
<td>EP 1 231 529 AI (ATMEL NANTES SA [FR])</td>
<td>1-21</td>
</tr>
</tbody>
</table>

Abstracts and figures are indicated as follows:
- Figure 3
- Figure 4
- Figure 2
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td>US 2013257402 AI</td>
<td>03-10-2013</td>
<td>NONE</td>
<td></td>
</tr>
<tr>
<td>US 2010201331 AI</td>
<td>12-08-2010</td>
<td>CN 101799697 A</td>
<td>11-08-2010</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 5421133 B2</td>
<td>19-02-2014</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2010211788 A</td>
<td>24-09-2010</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 20100091912 A</td>
<td>19-08-2010</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 201107920 A</td>
<td>01-03-2011</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2010201331 AI</td>
<td>12-08-2010</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2014191739 AI</td>
<td>10-07-2014</td>
</tr>
<tr>
<td>CN 103729003 A</td>
<td>16-04-2014</td>
<td>NONE</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 1231529 AI</td>
<td>14-08-2002</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FR 2820904 AI</td>
<td>16-08-2002</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2002136065 AI</td>
<td>26-09-2002</td>
</tr>
</tbody>
</table>