



(51) International Patent Classification:

H01L 21/3213 (2006.01) H01L 21/324 (2006.01)
H01L 21/3065 (2006.01) H01L 21/67 (2006.01)
H01L 21/768 (2006.01)

(21) International Application Number:

PCT/US2019/056447

(22) International Filing Date:

16 October 2019 (16.10.2019)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

62/752,764 30 October 2018 (30.10.2018) US

(71) Applicant: **APPLIED MATERIALS, INC.** [US/US];
3050 Bowers Avenue, Santa Clara, California 95054 (US).

(72) Inventors: **JIANG, Hao**; c/o Applied Materials, Inc., Law Dept., M/S 1269, 3050 Bowers Avenue, Santa Clara, California 95054 (US). **REN, He**; c/o Applied Materials, Inc., Law Dept., M/S 1269, 3050 Bowers Avenue, Santa Clara, California 95054 (US). **CHEN, Hao**; c/o Applied Materials, Inc., Law Dept., M/S 1269, 3050 Bowers Avenue, San-

ta Clara, California 95054 (US). **NAIK, Mehul B.**; c/o Applied Materials, Inc., Law Dept., M/S 1269, 3050 Bowers Avenue, Santa Clara, California 95054 (US).

(74) Agent: **PATTERSON, B. Todd** et al.; PATTERSON + SHERIDAN, LLP, 24 Greenway Plaza, Suite 1600, Houston, Texas 77046 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,

(54) Title: METHODS FOR ETCHING A STRUCTURE FOR SEMICONDUCTOR APPLICATIONS




FIG. 10A

(57) Abstract: Embodiments of the present disclosure provide methods and apparatus for forming and patterning features in a film stack disposed on a substrate. In one embodiment, a method for patterning a conductive layer on a substrate includes supplying a gas mixture comprising a chlorine containing gas at a first flow rate to etch a first conductive layer disposed on the substrate, lowering the chlorine containing gas in the first gas mixture to a second flow rate lower than the first flow rate to continue etching the first conductive layer, and increasing the chlorine containing gas in the first gas mixture to a third flow rate greater than the second flow rate to remove the first conductive layer from the substrate.



EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,
MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*

METHODS FOR ETCHING A STRUCTURE FOR SEMICONDUCTOR APPLICATIONS

BACKGROUND

Field

[0001] Examples of the present disclosure generally relate to deposition and etching process for forming structure in a film stack. Particularly, embodiments of the present disclosure provide methods for a multiple etching process for forming features in a film stack with different materials in semiconductor applications.

Description of the Related Art

[0002] In the manufacture of integrated circuits (IC), or chips, patterns representing different layers of the chip are created by a chip designer. A series of reusable masks, or photomasks, are created from these patterns in order to transfer the design of each chip layer onto a semiconductor substrate during the manufacturing process. Mask pattern generation systems use precision lasers or electron beams to image the design of each layer of the chip onto a respective mask. The masks are then used much like photographic negatives to transfer the circuit patterns for each layer onto a semiconductor substrate. These layers are built up using a sequence of processes and translate into the tiny transistors and electrical circuits that comprise each completed chip. Thus, any defects in the mask may be transferred to the chip, potentially adversely affecting performance. Defects that are severe enough may render the mask completely useless. Typically, a set of 15 to 100 masks is used to construct a chip and can be used repeatedly.

[0003] With the shrinking of critical dimensions (CD), present optical lithography is approaching a technological limit at the 45 nanometer (nm) technology node. Next generation lithography (NGL) is expected to replace the conventional optical lithography method, for example, in the 20 nm technology node and beyond. The images of the patterned mask are projected through the

high-precision optical system onto the substrate surface, which is coated with a layer of photoresist. The patterns are then formed on the substrate surface after complex chemical reactions and follow-on manufacturing steps, such as development, post-exposure bake and wet or dry etching.

[0004] Multiple deposition and etching process has been widely used to form structures with different materials on a substrate to enhance the feature density and accuracy. However, as the electrical performance requirement keeps pushing to the limit, different materials with different properties are often used in a structure to meet the performance requirement. However, high etching selectivity between different materials is often hard to achieve. Poor etching selectivity often result in deformed profiles, height loss or other defects resulted from the etching processes. Such deformation of the profiles has significantly impacted the critical dimension (CD) control and feature transfer to the target materials in the device structures. As a result, undesired structure profiles and inaccurate resultant dimensions render early failure of the device performance.

[0005] Therefore, there is a need for an apparatus and methods for performing an etching process with high selectivity between different materials in a film stack to form a structure on a substrate.

SUMMARY

[0006] Embodiments of the present disclosure provide methods and apparatus for etching a structure having different materials for semiconductor applications. In one embodiment, a method for patterning a conductive layer on a substrate includes supplying a gas mixture comprising a chlorine containing gas at a first flow rate to etch a first conductive layer disposed on the substrate, lowering the chlorine containing gas in the first gas mixture to a second flow rate lower than the first flow rate to continue etching the first conductive layer, and increasing the chlorine containing gas in the first gas mixture to a third flow rate greater than the second flow rate to remove the first conductive layer from the substrate.

[0007] In another embodiment, a method for patterning a conductive layer on a substrate includes performing a hydrogen treatment process on a substrate to remove residuals on the substrate, performing an etching process by supplying an etching gas mixture comprising chlorine containing gas to etch a first conductive layer on the substrate until a second conductive layer is exposed on the substrate, and performing a post annealing process at a process pressure between about 5 bar and 100 bar.

[0008] In yet another embodiment, a method for patterning a conductive layer on a substrate includes removing residuals from on a substrate by a hydrogen treatment process, wherein the residuals comprises organic material, wherein the substrate comprises having a first conductive layer disposed on a second conductive layer, etching the first conductive layer by supplying an etching gas mixture comprising chlorine containing gas until a second conductive layer is exposed on the substrate, wherein the chlorine containing gas in the etching gas mixture is maintained from a first flow rate to a second flow rate and further to a third flow rate while etching the first conductive layer, and performing a post annealing process at a process pressure between about 5 bar and 100 bar to thermally treat the second conductive layer on the substrate.

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] So that the manner in which the above recited features of the present disclosure are attained and can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings.

[00010] Figure 1 is a schematic cross-sectional view of a processing chamber configured to perform an etching process according to one or more embodiments of the disclosure;

[00011] Figure 2 is a simplified front cross-sectional view of a processing chamber in accordance with some embodiments;

[00012] Figure 3 is a flowchart of a method for patterning a material layer on a substrate, according to one or more embodiments of the present disclosure; and

[00013] Figures 4A-4B, 5A-5B, 6A-6B, 7A-7B, 8A-8B, 9A-9B and 10A-10B illustrate prospective and cross sectional views of a structure formed on a substrate during the etching process of Figure 3.

[00014] To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements and features of one embodiment may be beneficially incorporated in other embodiments without further recitation.

[00015] It is to be noted, however, that the appended drawings illustrate only exemplary embodiments of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure may admit to other equally effective embodiments.

DETAILED DESCRIPTION

[00016] Methods for patterning features and manufacturing nanostructures with desired small dimensions in a film stack are provided. The methods utilize an etching process with high etching selectivity to etching certain materials in the film stack without substantially damaging other materials in the film stack. In one example, the etching process includes several procedures or steps. For example, a three step process including a residual removal process, a main etching process and a post annealing process is performed to etch a conductive layer in the film stack. Furthermore, the main etching process further includes a breaking-through process, a bulk etching process, and a residual clean process. These multiple processes can efficiently etch a target material, such as a conductive layer, in the film stack without substantially attacking other materials in the film stack.

[00017] The term "substrate" as used herein refers to a layer of material that serves as a basis for subsequent processing operations and includes a surface to be cleaned. For example, the substrate can include one or more material containing silicon containing materials, group IV or group III-V containing

compounds, such as Si, polysilicon, amorphous silicon, silicon nitride, silicon oxynitride, silicon oxide, Ge, SiGe, GaAs, InP, InAs, GaAs, GaP, InGaAs, InGaAsP, GaSb, InSb and the like, or combinations thereof. Furthermore, the substrate can also include dielectric materials such as silicon dioxide, organosilicates, and carbon doped silicon oxides. The substrate may also include one or more conductive metals, such as nickel, titanium, platinum, molybdenum, rhenium, osmium, chromium, iron, aluminum, copper, tungsten, or combinations thereof. Further, the substrate can include any other materials such as metal nitrides, metal oxides and metal alloys, depending on the application. In one or more embodiments, the substrate can form a contact structure, a metal silicide layer, or a gate structure including a gate dielectric layer and a gate electrode layer to facilitate connecting with an interconnect feature, such as a plug, via, contact, line, and wire, subsequently formed thereon, or suitable structures utilized in semiconductor devices.

[00018] Moreover, the substrate is not limited to any particular size or shape. The substrate can be a round wafer having a 200 mm diameter, a 300 mm diameter, a 450 mm diameter or other diameters. The substrate can also be any polygonal, square, rectangular, curved or otherwise non-circular workpiece, such as a polygonal glass, plastic substrate used in the fabrication of flat panel displays.

[00019] Figure 1 is a simplified cutaway view for an exemplary processing chamber 100 suitable for etching a material layer disposed on a substrate 400 in the processing chamber 100. The exemplary processing chamber 100 is suitable for performing a patterning process. One example of the processing chamber 100 that may be adapted to benefit from the disclosure is an MESA® etching processing chamber, available from Applied Materials, Inc., located in Santa Clara, California. It is contemplated that other process chambers, including those from other manufactures, may be adapted to practice embodiments of the disclosure.

[00020] The plasma processing chamber 100 includes a chamber body 105 having a chamber volume 101 defined therein. The chamber body 105 has sidewalls 112 and a bottom 118 which are coupled to ground 126. The sidewalls 112 have a liner 115 to protect the sidewalls 112 and extend the time

between maintenance cycles of the plasma processing chamber 100. The dimensions of the chamber body 105 and related components of the plasma processing chamber 100 are not limited and generally are proportionally larger than the size of the substrate 400 to be processed therein. Examples of substrate sizes include 200 mm diameter, 250 mm diameter, 300 mm diameter and 450 mm diameter, among others.

[00021] The chamber body 105 supports a chamber lid assembly 110 to enclose the chamber volume 101. The chamber body 105 may be fabricated from aluminum or other suitable materials. A substrate access port 113 is formed through the sidewall 112 of the chamber body 105, facilitating the transfer of the substrate 400 into and out of the plasma processing chamber 100. The access port 113 may be coupled to a transfer chamber and/or other chambers of a substrate processing system (not shown).

[00022] A pumping port 145 is formed through the sidewall 112 of the chamber body 105 and connected to the chamber volume 101. A pumping device (not shown) is coupled through the pumping port 145 to the chamber volume 101 to evacuate and control the pressure therein. The pumping device may include one or more pumps and throttle valves.

[00023] A gas panel 160 is coupled by a gas line 167 to the chamber body 105 to supply process gases into the chamber volume 101. The gas panel 160 may include one or more process gas sources 161, 162, 163, 164 and may additionally include inert gases, non-reactive gases, and reactive gases, if desired. Examples of process gases that may be provided by the gas panel 160 include, but are not limited to, hydrocarbon containing gas including methane (CH_4), sulfur hexafluoride (SF_6), silicon chloride (SiCl_4), carbon tetrafluoride (CF_4), hydrogen bromide (HBr), hydrocarbon containing gas, argon gas (Ar), chlorine (Cl_2), nitrogen (N_2), helium (He) and oxygen gas (O_2). Additionally, process gasses may include nitrogen, chlorine, fluorine, oxygen and hydrogen containing gases such as BCl_3 , C_2F_4 , C_4F_8 , C_4F_6 , CHF_3 , CH_2F_2 , CH_3F , NF_3 , NH_3 , CO_2 , SO_2 , CO , N_2 , NO_2 , N_2O and H_2 among others.

[00024] Valves 166 control the flow of the process gases from the sources 161, 162, 163, 164 from the gas panel 160 and are managed by a controller

165. The flow of the gases supplied to the chamber body 105 from the gas panel 160 may include combinations of the gases.

[00025] The lid assembly 110 may include a nozzle 114. The nozzle 114 has one or more ports for introducing the process gases from the sources 161, 162, 164, 163 of the gas panel 160 into the chamber volume 101. After the process gases are introduced into the plasma processing chamber 100, the gases are energized to form plasma. An antenna 148, such as one or more inductor coils, may be provided adjacent to the plasma processing chamber 100. An antenna power supply 142 may power the antenna 148 through a match circuit 141 to inductively couple energy, such as RF energy, to the process gas to maintain a plasma formed from the process gas in the chamber volume 101 of the plasma processing chamber 100. Alternatively, or in addition to the antenna power supply 142, process electrodes below the substrate 400 and/or above the substrate 400 may be used to capacitively couple RF power to the process gases to maintain the plasma within the chamber volume 101. The operation of the power supply 142 may be controlled by a controller, such as controller 165, that also controls the operation of other components in the plasma processing chamber 100.

[00026] A substrate support pedestal 135 is disposed in the chamber volume 101 to support the substrate 400 during processing. The substrate support pedestal 135 may include an electrostatic chuck 122 for holding the substrate 400 during processing. The electrostatic chuck (ESC) 122 uses the electrostatic attraction to hold the substrate 400 to the substrate support pedestal 135. The ESC 122 is powered by an RF power supply 125 integrated with a match circuit 124. The ESC 122 comprises an electrode 121 embedded within a dielectric body. The electrode 121 is coupled to the RF power supply 125 and provides a bias which attracts plasma ions, formed by the process gases in the chamber volume 101, to the ESC 122 and substrate 400 positioned thereon. The RF power supply 125 may cycle on and off, or pulse, during processing of the substrate 400. The ESC 122 has an isolator 128 for the purpose of making the sidewall of the ESC 122 less attractive to the plasma to prolong the maintenance life cycle of the ESC 122. Additionally, the substrate support pedestal 135 may have a cathode liner 136 to protect the sidewalls of the

substrate support pedestal 135 from the plasma gases and to extend the time between maintenance of the plasma processing chamber 100.

[00027] Furthermore, the electrode 121 is coupled to a power source 150. The power source 150 provides a chucking voltage of about 200 volts to about 2000 volts to the electrode 121. The power source 150 may also include a system controller for controlling the operation of the electrode 121 by directing a DC current to the electrode 121 for chucking and de-chucking the substrate 400.

[00028] The ESC 122 may include heaters disposed therein and connected to a power source (not shown), for heating the substrate, while a cooling base 129 supporting the ESC 122 may include conduits for circulating a heat transfer fluid to maintain a temperature of the ESC 122 and substrate 400 disposed thereon. The ESC 122 is configured to perform in the temperature range required by the thermal budget of the device being fabricated on the substrate 400. For example, the ESC 122 may be configured to maintain the substrate 400 at a temperature of about minus about 25 degrees Celsius to about 500 degrees Celsius for certain embodiments.

[00029] The cooling base 129 is provided to assist in controlling the temperature of the substrate 400. To mitigate process drift and time, the temperature of the substrate 400 may be maintained substantially constant by the cooling base 129 throughout the time the substrate 400 is in the cleaning chamber. In one embodiment, the temperature of the substrate 400 is maintained throughout subsequent cleaning processes at about 30 to 120 degrees Celsius.

[00030] A cover ring 130 is disposed on the ESC 122 and along the periphery of the substrate support pedestal 135. The cover ring 130 is configured to confine etching gases to a desired portion of the exposed top surface of the substrate 400, while shielding the top surface of the substrate support pedestal 135 from the plasma environment inside the plasma processing chamber 100. Lift pins (not shown) are selectively moved through the substrate support pedestal 135 to lift the substrate 400 above the substrate support pedestal 135 to facilitate access to the substrate 400 by a transfer robot (not shown) or other suitable transfer mechanism.

[00031] The controller 165 may be utilized to control the process sequence, regulating the gas flows from the gas panel 160 into the plasma processing chamber 100 and other process parameters. Software routines, when executed by the CPU, transform the CPU into a specific purpose computer (controller) that controls the plasma processing chamber 100 such that the processes are performed in accordance with the present disclosure. The software routines may also be stored and/or executed by a second controller (not shown) that is collocated with the plasma processing chamber 100.

[00032] Figure 2 is a simplified front cross-sectional view of a single-substrate processing chamber 200 for a high-pressure annealing process of a single substrate 400. The single-substrate processing chamber 200 has a body 210 with an outer surface 212 and an inner surface 213 that encloses an internal volume 215. In some embodiments such as in Figure 2, the body 210 has an annular cross section, though in other embodiments, the cross-section of the body 210 may be rectangular or any closed shape. The outer surface 212 of the body 210 may be made from a corrosion resistant steel (CRS), such as but not limited to stainless steel. One or more heat shields 225 are disposed on the inner surface 213 of the body 210 that prevents heat loss from the single-substrate processing chamber 200 into the outside environment. The inner surface 213 of the body 210 as well as the heat shields 225 may be made from nickel-based steel alloys that exhibit high resistance to corrosion, such as but not limited to HASTELLOY®, ICONEL®, and MONEL®.

[00033] A substrate support 230 is disposed within the internal volume 215. The substrate support 230 has a stem 234 and a substrate-supporting member 232 held by the stem 234. The stem 234 passes through a passage 222 formed through the chamber body 210. A rod 239 connected to an actuator 238 passes through a second passage 223 formed through the chamber body 210. The rod 239 is coupled to a plate 235 having an aperture 236 accommodating the stem 234 of the substrate support 230. Lift pins 237 are connected to the substrate-supporting member 232. The actuator 238 actuates the rod 239 such that the plate 235 is moved up or down to connect and disconnect with the lift pins 237. As the lift pins 237 are raised or lowered, the substrate-supporting member 232 is raised or lowered within the internal volume 215 of the chamber

200. The substrate-supporting member 232 has a resistive heating element 231 embedded centrally within. A power source 233 is configured to electrically power the resistive heating element 231. The operation of the power source 233 as well as the actuator 238 is controlled by a controller 280.

[00034] The single-substrate processing chamber 200 has an opening 211 on the body 210 through which one or more substrates 400 can be loaded and unloaded to and from the substrate support 230 disposed in the internal volume 215. The opening 211 forms a tunnel 221 on the body 210. A slit valve 228 is configured to sealably close the tunnel 221 such that the opening 211 and the internal volume 215 can only be accessed when the slit valve 228 is open. A high-pressure seal 227 is utilized to seal the slit valve 228 to the body 210 in order to seal the internal volume 215 for processing. The high-pressure seal 227 may be made from a polymer, for example a fluoropolymer, such as but not limited to a perfluoroelastomer and polytetrafluoroethylene (PTFE). The high-pressure seal 227 may further include a spring member for biasing the seal to improve seal performance. A cooling channel 224 is disposed on the tunnel 221 adjacent to the high-pressure seals 227 in order to maintain the high-pressure seals 227 below the maximum safe-operating temperature of the high-pressure seals 227 during processing. A cooling agent from a cooling fluid source 226, such as but not limited to an inert, dielectric, and high-performance heat transfer fluid, may be circulated within the cooling channel 224. The flow of the cooling agent from the cooling fluid source 226 is controlled by the controller 280 through feedback received from a temperature sensor 216 or a flow sensor (not shown). An annular-shaped thermal choke 229 is formed around the tunnel 221 to prevent the flow of heat from the internal volume 215 through the opening 211 when the slit valve 228 is open.

[00035] The single-substrate processing chamber 200 has a port 217 through the body 210, which is fluidly connected to a fluid circuit 290 connecting the gas panel 250, the condenser 260 and the port 217. The fluid circuit 290 has a gas conduit 292, a source conduit 257, an inlet isolation valve 255, an exhaust conduit 263, and an outlet isolation valve 265. A number of heaters 296, 258, 252, 254, 264, 266 are interfaced with different portions of the fluid circuit 290. A number of temperature sensors 251, 253, 219, 267 and 269 are also placed

at different portions of the fluid circuit 290 to take temperature measurements and send the information to the controller 280. The controller 280 uses the temperature measurement information to control the operation of the heaters 252, 254, 258, 296, 264, and 266 such that the temperature of the fluid circuit 290 is maintained at a temperature above the condensation point of the processing fluid disposed in the fluid circuit 290 and the internal volume 215.

[00036] The gas panel 250 is configured to provide a processing fluid under pressure the internal volume 215. The pressure of the processing fluid introduced into the internal volume 215 is monitored by a pressure sensor 214 coupled to the body 210. The condenser 260 is fluidly coupled to a cooling fluid source (not shown) and configured to condense the gas phase processing fluid exiting the internal volume 215 through the gas conduit 292. The condensed processing fluid is then removed by the pump 276. One or more heaters 240 are disposed on the body 210 and configured to heat the internal volume 215 within the single-substrate processing chamber 200. The heaters 240, 252, 254, 258, 296, 264, and 266 maintain the processing fluid within the fluid circuit 290 in a gaseous phase while the outlet isolation valve 265 to the condenser 260 is open to prevent condensation within the fluid circuit.

[00037] The controller 280 controls the operation of the single-substrate processing chamber 200. The controller 280 controls the operation of the gas panel 250, the condenser 260, the pump 270, the inlet isolation valve 255, the outlet isolation valve 265, and the power sources 233 and 245. The controller 280 is also communicatively connected to the temperature sensor 216, the pressure sensor 214, the actuator 238, the cooling fluid source 226 and the temperature reading devices 256 and 262.

[00038] The processing fluid may comprise an oxygen-containing and/or nitrogen-containing gas, and/or chalcogen or tellurium (such as S, Se, Te) gases or vapors such as oxygen, dry steam, water, hydrogen peroxide, ammonia, S vapor, Se vapor, H₂S, H₂Se, etc. The processing fluid may be reacted with the metal materials on the substrate to form metal oxynitrides, metal oxides, metal oxychalcogenides or metal chalcogenides. Alternatively or in addition to the oxygen-containing and/or nitrogen-containing gases, the processing fluid may comprise a silicon-containing gas. Examples of the silicon-

containing gas include organosilicon, tetraalkyl orthosilicate gases and disiloxane. Organosilicon gases include gases of organic compounds having at least one carbon-silicon bond. Tetraalkyl orthosilicate gases include gases consisting of four alkyl groups attached to an SiO_4^{4-} ion. More particularly, the one or more gases may be (dimethylsilyl)(trimethylsilyl)methane $((\text{Me})_3\text{SiCH}_2\text{SiH}(\text{Me})_2)$, hexamethyldisilane $((\text{Me})_3\text{SiSi}(\text{Me})_3)$, trimethylsilane $((\text{Me})_3\text{SiH})$, trimethylsilylchloride $((\text{Me})_3\text{SiCl})$, tetramethylsilane $((\text{Me})_4\text{Si})$, tetraethoxysilane $((\text{EtO})_4\text{Si})$, tetramethoxysilane $((\text{MeO})_4\text{Si})$, tetrakis-(trimethylsilyl)silane $((\text{Me}_3\text{Si})_4\text{Si})$, (dimethylamino)dimethyl-silane $((\text{Me}_2\text{N})\text{SiHMe}_2)$, dimethyldiethoxysilane $((\text{EtO})_2\text{Si}(\text{Me})_2)$, dimethyl-dimethoxysilane $((\text{MeO})_2\text{Si}(\text{Me})_2)$, methyltrimethoxysilane $((\text{MeO})_3\text{Si}(\text{Me}))$, dimethoxytetramethyl-disiloxane $((\text{Me})_2\text{Si}(\text{OMe})_2\text{O})$, tris(dimethylamino)silane $((\text{Me}_2\text{N})_3\text{SiH})$, bis(dimethylamino)methylsilane $((\text{Me}_2\text{N})_2\text{CH}_3\text{SiH})$, disiloxane $((\text{SiH}_3)_2\text{O})$, and combinations thereof.

[00039] During processing of the substrate 400, an environment of the internal volume 215 is maintained at a temperature and pressure that maintains the processing fluid within the high-pressure region in a vapor phase. Such pressure and temperature is selected based on the composition of the processing fluid. In the case of steam, the temperature and pressure is held at a condition that maintains the steam in a dry steam state. In one example, internal volume 215 is pressurized to a pressure greater than atmosphere, for example greater than about 2 bars. In another example, internal volume 215 is pressurized to a pressure from between about 10 and about 50 bars, such as from between about 20 and about 50 bars. In another example, the internal volume 215 is pressurized to a pressure up to about 100 bars. During processing, the internal volume 215 is also maintained at a high temperature, for example, a temperature exceeding 225 degrees Celsius (limited by the thermal budget of the substrates 400 disposed on the substrate-supporting member 132), such as between about 300 degrees Celsius and about 500 degrees.

[00040] Figure 3 is a flow diagram of one example of a method 300 for an etching process for etching a material layer (or called a conductive layer) in a film stack utilized to form a structure on a substrate. The material layer may

have different film properties from the nearby materials disposed in the film stack. Figures 4A-4B, 5A-5B, 6A-6B, 7A-7B, 8A-8B, 9A-9B and 10A-10B are prospective views and cross-sectional views of a portion of a substrate 400 with a film stack 450 formed thereon corresponding to various stages of the method 300. The figures ending with an "A" designation illustrate prospective views at various instances of processing. The figures ending with a "B" designation illustrate cross-sectional views at various instances of processing corresponding to cross-section A—A'. In some figures, some reference numbers of components or features illustrated therein may be omitted to avoid obscuring other components or features; this is for ease of depicting the figures. The method 300 may be utilized to form a back-end structure, such as a dual damascene structure, for advanced semiconductor applications.

[00041] The method 300 begins at operation 302 by providing the substrate 400 having the film stack 450 formed thereon. The film stack 450 includes an interface layer 402 disposed between the substrate 400 and the film stack 450. In one embodiment, the interface layer 402 may be any suitable materials that can be able to bridge the film stack 450 and the substrate 400. In some examples, the interface layer 402 may include different structures formed thereon, such as front end structure, back end structure, contact structure, metal conductive structures, insulating structures or the like formed therein as needed. The interface layer 402 may be a conductive layer or a dielectric layer as needed. In some embodiment wherein the film stack 450 has a good interface adhesion to the substrate 400, the interface layer 402 may be eliminated.

[00042] The film stack 450 includes a first conductive layer 404, a second conductive layer 406, a third conductive layer 408 and a fourth conductive layer 410. The first and the third conductive layers 404, 408 may be made by similar or the same material while the second and the fourth conductive layers 406, 410 may be made by similar or the same material. In other words, the third and fourth conductive layers 408, 410 are a repeating pair of the first and the second conductive layer 404, 406. Although only two pairs of the conductive layers are shown in Figure 4A-4B, it is noted that the pairs of the conductive layers 404, 406 or 408, 410 may be formed in any number as needed. In one

example, the first and the third conductive layers 404, 408 are Ru containing layers, Mo containing layer, NiSi containing layer and the like, and the second and the fourth conductive layers 406, 410 are Ti containing layer, Ta containing layer, TiN containing layer, TaN containing layer, TiON containing layer, TaON containing layer, TiO containing layer, TiN containing layer and the like. The conductive layers 404, 406, 408, 410 may be formed by a MOCVD process, PECVD, flowable CVD, PVD, ALD, or any suitable deposition techniques.

[00043] A dielectric layer 412 is then formed on the fourth conductive layer 410. The dielectric layer 412 may be a silicon oxide, silicon nitride, silicon oxynitride (SiON), silicon oxycarbide (SiOC), or amorphous carbon materials as needed. A first sacrificial layer 414 along with a patterned photoresist layer 416 is then formed on the dielectric layer 412. The first sacrificial layer 414 may be an organic polymer material spin-on-coated onto the dielectric layer 412. The first sacrificial layer 414 may be an organic polymer material composed by hydrocarbon compounds. The monomer or polymer material may have a formula $C_xH_yO_z$, wherein x, y and z are integers.

[00044] The first sacrificial layer 414 may be spin-on-coated onto a non-planar substrate surface with a sufficient thickness to create a substantially planar top surface for the first sacrificial layer 414. In the embodiment depicted in Figures 4A-4B, the first sacrificial layer 414 is spin-on-coated onto a substantially planar surface of the dielectric layer 412 ready for patterning. Suitable examples of the first sacrificial layer 414 include photoresist material, spin-on-glass (SOG) materials, and the like. In one example, the photoresist material may be a positive tone photoresist, a negative tone photoresist, a UV lithography photoresist, an I-line photoresist, an G-line photoresist, an e-beam resist (for example, a chemically amplified resist (CAR)) or other suitable photoresist. It is believed that the organic polymer materials provided for the first sacrificial layer 414 may have a self-leveling planarization property so as to be coated onto the dielectric layer 412 to evenly cover the uneven topography, if any, of the structures formed on the substrate. By doing so, uneven topographic surface from the substrate 400 may be covered with a planarized or flattened top surface to facilitate the subsequent photolithographic process so

as to transfer features into the film stack 450 on the substrate 400 with accurate and precise dimension control.

[00045] In one embodiment, the first sacrificial layer 414 may be spin-coated onto the substrate surface. In another embodiment, the first sacrificial layer 414 may also be coated onto the substrate using injection, spray deposition system, spray deposition system, aerosol deposition (AD) process, aerosoljet, nanoparticles spray from solution, spray CVD, ink-jet, meniscus coating, dip coating, electroplating, spray coating, electrospraying, screen printing, or by other suitable techniques as needed.

[00046] The patterned photoresist layer 416 includes an organic resist layer. The patterned photoresist layer 416 may be utilized for extreme ultraviolet (EUV) applications as needed.

[00047] At operation 304, a first etching process is performed to pattern the film stack 450 using the patterned photoresist layer 416 as an etching mask. The first etching process is performed to etch the film stack 450 until the second conductive layer 406 is exposed, as shown in Figures 5A and 5B, forming an opening area 430 in the film stack 450 between the patterned structures 432 (further shown as 432a, 432b) from the film stack 450. The etching process may be performed by transferring the substrate 400 into an etching processing chamber, such as the processing chamber 100 depicted in Figure 1. The first etching process may have multiple different etching precursors supplied during different stage of the etching process so as to etch the first sacrificial layer 414, the dielectric layer 412, the fourth conductive layer 410 and the third conductive layer 408 in an efficient manner. In one example, the etching precursors utilized to etch the film stack 450 include halogen containing gases and the like. Suitable examples of the etching precursors include CH₄, C₂H₆, C₄H₈, C₄F₆, C₄F₈, C₂F₂, CF₄, CHF₃, C₂F₆, C₄F₆, C₅F₈, CH₂F₂, SF₆, NF₃, Cl₂, HBr, HCl, HF and the like. Other reacting gases, such as O₂, O₂, H₂, N₂, H₂O, O₃, CO₂, and the like, may also be supplied during the etching process as needed.

[00048] After a predetermined portion (e.g., the open area 430) of the film stack 450 is etched, a second sacrificial layer 422 is then formed on the film stack 450 as well as a second patterned photoresist layer 438, as shown in Figures 6A-6B. The second patterned photoresist layer 438 is formed above the

patterned structures 432 and is vertically aligned with the two ends of the patterned structures 432 respectively. The second patterned photoresist layer 438 exposes a center portion 440 of the patterned structures 432 (which will be further illustrated in Figures 7A-7B and 8A-8B) to be patterned for the following etching process.

[00049] The second sacrificial layer 422 is similar to or the same as the first sacrificial layer 414. The second sacrificial layer 422 is formed on the non-planar substrate surface with a sufficient thickness to create a substantially planar top surface for the second sacrificial layer 422. As previously shown in Figures 5A-5B, after the etching process, the open area 430 is formed between the patterned structures 432 (further shown as 432a, 432b), thus creating an uneven surface. Thus, the second sacrificial layer 422 has a self-leveling capability so as to be coated onto the uneven surface of the etched film stack 450 to evenly cover the uneven topography. By doing so, uneven topographic surface from the open area 430 between the patterned structures 432 may be covered with a planarized or flattened top surface to facilitate the subsequent photolithographic process.

[00050] After the second sacrificial layer 422 is formed, a second etching process is performed to etch the film stack 450 through the open area 430 and the center portion 440 defined between the second patterned photoresist layer 438 formed on the substrate 400. The second etching process is continuously performed until a surface 441a, 441b of the fourth conductive layer 410 is exposed, as shown in Figures 7A-7B. It is noted that the surface 441a, 441b of the fourth conductive layer 410 aligns with the center portion 440 defined by the second patterned photoresist layer 438 so that after the second etching process, the surface 441a, 441b of the fourth conductive layer 410 exposed by the center portion 440 is then exposed. The patterned structures 432a, 432b is then further etched to include the surface 441a, 441b respectively from the center portion 440, forming the corner structures 432c, 432d, 432e, 432f connected by the surface 441a, 441b. In the structure depicted in Figures 7A-7B, a sidewall 445 of the dielectric layer 412 is exposed as well as the sidewalls 442a, 442b of the third and fourth conductive layer 408, 410 at the center portion 440 is exposed.

[00051] At operation 306, a residual removal process is performed to remove the remaining second sacrificial layer 422 from the substrate 400, exposing the second conductive layer 406 in the open area 430, as shown in Figures 8A-8B. The residual removal process is performed to remove the residual second sacrificial layer 422 from the substrate 400. The residual second sacrificial layer 422 on the fourth conductive layer 410 and the second conductive layer 406 in the center portion 440 and the open area 430 may adversely impact on the etching performance subsequently performed to remove the fourth conductive layer 410 and the second conductive layer 406. Thus, a residual removal process is performed prior to the second and fourth conductive layers 406, 410 are removed.

[00052] In one example, the residual removal process is a hydrogen treatment process. The residual removal process is performed by supplying a residual removal gas mixture comprising a hydrogen containing gas to the substrate 400 to remove residual second sacrificial layer 422 (as shown in Figures 7A-7B) from the substrate 400 until the center portion 440 and the open area 430 of the second and the fourth conductive layers 410, 408 are exposed, as shown in Figures 8A-8B. The residual removal gas mixture includes a hydrogen containing gas and optionally an inert gas. Suitable examples of the hydrogen containing gas include H_2 , H_2O , H_2O_2 , NH_3 , and the like.

[00053] While performing the residual removal process, some of the exposed surfaces (such as the surface 441a, 441b of the center portion 440 of the fourth conductive layer 410, sidewalls 442a, 442b of the third conductive layer 408 and the sidewalls 445 of the dielectric layer 412 as shown in Figures 7A-7B) with different materials are also exposed under the reactive species from the residual removal gas mixture. Thus, the reactive species for performing the residual removal process are selected to have high selectivity among these materials, so that the reactive species can selectively remove the residual second sacrificial layer 422 without substantially attacking the exposed fourth conductive layer 410, third conductive layer 408 and the dielectric layer 412. In one embodiment, a hydrogen containing gas supplied from a remote plasma source is provided to selectively remove the residual second sacrificial layer 422. Nitrogen containing gas, such as N_2 , N_2O , NO_2 , NH_3 , may also be

optionally supplied in the residual removal gas mixture. In one particular example, the residual removal gas mixture includes H₂ and N₂.

[00054] During the residual removal process, several process parameters may also be regulated. In one exemplary embodiment, a process pressure in the processing chamber 100 is regulated between about 10 mTorr and about 5000 mTorr, such as between about 10 mTorr and about 200 mTorr. A remote plasma source and/or an optional RF bias power may be utilized the residual removal process. The power supplied to the remote plasma source may be between 1000 Watts and about 20,000 Watts, such as about 5000 Watts. In one example, the RF bias power is not applied while supplying the residual removal gas mixture. The elimination of the RF bias power while performing the residual removal process can assist the reactive species in the plasma generated from the residual removal gas mixture to be more uniformly distributed across the substrate surface with relatively gentle power without specific directionality.

[00055] The hydrogen containing gas from the residual removal gas mixture may be flowed into the chamber at a rate by volume between about 500 sccm to about 2000 sccm and the nitrogen containing gas may be supplied at a rate by volume between about 500 sccm to about 2000 sccm. The hydrocarbon containing gas and the nitrogen containing gas from the residual removal gas mixture may be supplied simultaneously to the processing chamber or alternatively or sequentially supplied as needed.

[00056] A substrate temperature is maintained at greater than 100 degrees Celsius, such as between about 120 degrees Celsius to about 400 degrees Celsius, such as between about 150 degrees Celsius and about 350 degrees Celsius, for example between about 200 degrees Celsius and about 300 degrees Celsius. It is believed that the high temperature control of the substrate 400 during the residual removal process may assist and evaporate the polymer materials from the residual second sacrificial layer 422, so as to enhance the removal efficiency without damaging other materials on the substrate 400.

[00057] At operation 308, a main etching process is performed to etch the exposed fourth and second conductive layers 410, 406 simultaneously, until the underlying third and first conductive layers 408, 404 are exposed, as shown in

Figures 9A-9B. The main etching process is performed by supplying a main etching gas mixture to the processing chamber, such as the processing chamber 100 depicted in Figure 1, to etch the exposed fourth and second conductive layers 410, 406.

[00058] The main etching process further includes three steps comprising a break-through process, a bulk etching process, and a residual clean process. The main etching process as performed is highly selective so that the reactive species from the main etching process can predominately etch the fourth and second conductive layers 410, 406 without substantially attacking the dielectric layer 412 as well as the underlying third and first conductive layers 408, 404 when exposed. In the example wherein the fourth and second conductive layers 410, 406 are titanium (Ti) containing material, the reactive species from the main etching gas mixture may predominately react with the titanium (Ti) containing material without substantially reacting with the oxide material from the dielectric layer 412, thus providing a selective etching process. The selective etching process can preferentially etch a target material (such as the titanium (Ti) containing material in this example) without attacking or damaging the nearby material (such as an oxide containing material from the dielectric layer 412 in this example).

[00059] In one example, the main etching gas mixture a halogen containing gas, such as a chlorine containing gas. An inert gas may also be supplied in the main etching gas mixture. Suitable examples of the chlorine containing gas include Cl_2 , HCl and the like. It is believed that the chlorine containing gas can predominately react with the Ti or Ta elements from the fourth and second conductive layers 410, 406 so as to remain minimum oxide damage or oxide loss from the dielectric layer 412. In one example, the main etching gas mixture includes a chlorine containing gas, such as Cl_2 gas, and a Ar gas.

[00060] In one example, the ratio of the Cl_2 gas and the Ar gas supplied in the main etching gas mixture may be varied, adjusted, altered or changed while etching the titanium (Ti) containing material. As the upper surface of the titanium (Ti) containing material often includes TiO_x , a relatively high ratio of the Cl_2 gas in the main etching gas mixture (e.g., higher chlorine gas flow rate) is utilized to break through the surface oxide, if any, from the surface of the

titanium (Ti) containing material from the fourth and second conductive layers 410, 406. In one example, the thickness of the upper TiO_x may be about 3% and about 20 % from the total thickness of the fourth and second conductive layers 410, 406. In one example, the Cl_2 gas supplied in the main etching gas mixture has a high ratio to the Ar gas supplied in the main etching gas mixture during the breaking-through process. In one example, the Cl_2 gas and the Ar gas supplied in the main etching gas mixture is controlled at a ratio (Cl_2 gas: Ar gas) greater than 10:1, such as between about 10:1 and about 50:1. The Cl_2 gas in the main gas mixture is supplied at a first flow rate.

[00061] After the titanium (Ti) containing material is broken through, a relatively similar amount of the Cl_2 gas and the Ar gas (e.g., lower chlorine gas flow rate or flow ratio) is then used in the main etching gas mixture to etch the bulk body of the titanium (Ti) containing material from the fourth and second conductive layers 410, 406 (e.g., or called a bulk etching process). In the bulk titanium (Ti) containing material etching process, the Cl_2 gas and the Ar gas supplied in the main etching gas mixture is controlled at a ratio (Cl_2 gas: Ar gas) between about 1:4 and about 2 : 1. In this example, the thickness of the fourth and second conductive layers 410, 406 may be etched about 5 % and about 98 %, such as between about 50 % and about 98 %, from the total thickness of the fourth and second conductive layers 410, 406. The Cl_2 gas in the main gas mixture is supplied at a second flow rate at the bulk etching process lower than the first flow rate.

[00062] Lastly, a relatively high ratio of the Cl_2 gas to the Ar gas (similar to the breaking-through process) is used to remove the residual titanium (Ti) containing material (e.g., or called a residual clean process) from the fourth and second conductive layers 410, 406 and the oxide residuals from the dielectric layer 412, if any. The Cl_2 gas in the main gas mixture in the residual clean process is at a third flow rate less than the second flow rate but similar to or the same as the first flow rate. In one example, the Cl_2 gas and the Ar gas supplied in the residual clean process in the main etching gas mixture is controlled at a ratio (Cl_2 gas: Ar gas) between about greater than 10:1, such as about 10:1 and about 20:1. It is noted that the ratio of the Cl_2 gas to the Ar gas in the main

etching gas mixture for the residual clean process and the break-through process may be similar or the same.

[00063] It is noted that the main etching gas mixture supplied for etching the fourth and second conductive layers 410, 406 may be gradually adjusted, altered or varied to meet the different process requirements during the break-through process, bulk etching process, and the residual clean process

[00064] During the main etching process (including the break-through process, bulk etching process, and the residual clean process), several process parameters may also be regulated. In one exemplary embodiment, a process pressure in the processing chamber 100 is regulated between about 10 mTorr and about 5000 mTorr, such as between about 10 mTorr and about 200 mTorr. A RF source and/or bias power may be utilized while performing the flash etching process. The RF source and the RF bias power may be applied to the processing chamber in continuous mode or in pulsed mode. In one example, the RF bias power is applied while supplying the main etching gas mixture.

[00065] The RF bias power applied when supplying the main etching gas mixture assists forming the reactive exposed surfaces 440a, 440b, 430 of the fourth and second conductive layers 410, 406 for etching. In one example, the RF source power at a frequency of about 13 MHz may be applied to maintain a plasma in the deposition gas mixture. For example, a RF source power of about 100 Watts to about 1000 Watts may be applied to maintain a plasma inside the processing chamber 100. A RF bias power of about 300 Watts and about 700 Watts may be applied while supplying the main etching gas mixture.

[00066] A substrate temperature is maintained between about 10 degrees Celsius to about 300 degrees Celsius, such as between about 20 degrees Celsius and about 80 degrees Celsius, for example between about 30 degrees Celsius and about 50 degrees Celsius.

[00067] At operation 310, a post annealing process is performed. The post annealing process is a high pressure annealing process performed at high process pressure, such as greater than 2 bar but less than 70 bar. The high pressure annealing process may assist repairing the vacancies and etching byproduct and/or residuals and smoothening surface roughness that might resulted from the main etching process in the exposed third and first conductive

layers 408, 404 and the dielectric layer 412 after the main etching process. In some examples, the high process pressure may go up to 70 bar. The high pressure annealing process may be performed at a processing chamber, such as the processing chamber 200 depicted in Figure 2, or other suitable processing chambers, including those that process substrate one at a time.

[00068] The high pressure annealing process performed at operation 310 maintains processing pressure at the high-pressure region in a vapor phase, for example in a dry vapor phase that has substantially no liquid droplets present. The processing pressure and temperature is controlled to density the film structures, so as to repair the film defects, driving out impurities smoothing surface roughness. In one example, the internal volume 215 (as shown in Figure 2) is pressurized to a pressure greater than atmosphere, for example greater than about 2 bar. In another example, the internal volume 215 is pressurized to a pressure from about 5 to about 70 bars, such as from about 5 to about 50 bars, such as between about 25 bar and about 55 bar. As the high pressure may efficiently assist densifying the film structure, a relatively low processing temperature, such as less than 500 degrees Celsius, to reduce likelihood of thermal cycle damage to the substrate 400.

[00069] During processing, the internal volume 215 is maintained at a relatively low temperature, for example, a temperature less than 500 degrees Celsius, such as between about 150 degrees Celsius and about 350 degrees Celsius, by the heaters 240. Thus, a low thermal budget to the substrate may be obtained by utilizing the high pressure annealing process along with low temperature regime.

[00070] It is believed that the high pressure process may provide a driving force to drive out the dangling bonds in the exposed third and first conductive layers 408, 404 and the dielectric layer 412, thus, repairing the residuals and smoothing the surface roughness in the exposed third and first conductive layers 408, 404 and the dielectric layer 412 during the annealing process. In one example, a hydrogen or nitrogen containing gas, such as H₂, H₂O, H₂O₂, N₂O, NO₂, NH₃, and dry steam, may be supplied during the annealing process. An inert gas, such as He and Ar, may also be supplied during the annealing process.

[00071] In one exemplary implementation, a process pressure is regulated at a pressure greater than 2 bar, such as between 5 bar and 70 bar, such as between 20 bar and about 50 bar. The process temperature may be controlled at greater than 150 degrees Celsius but less than 500 degrees Celsius, such as between about 150 degrees Celsius and about 380 degrees Celsius, such as between about 180 degrees Celsius and about 400 degrees Celsius.

[00072] After the annealing process at high pressure, the third and first conductive layers 408, 404 and the dielectric layer 412 has a repaired film structure with high purity, large grain structure with smooth surface roughness, which provides a relatively robust film structure that provides higher film density and low film resistivity is obtained. In the example wherein the third and first conductive layers 408, 404 are Ru containing material, the film resistivity for the Ru containing material from the third and first conductive layers 408, 404 may be reduced between about 3 % and about 7 % after the high pressure annealing process.

[00073] At operation 312, after the third and first conductive layers 408, 404 is exposed, further etching process may be performed to remove the third and first conductive layers 408, 404, as shown in Figures 9A-9B and followed with additional etching process, until a desired structure 460 is formed on the substrate 400, as shown in Figures 10A-10B. The structure 460 as formed on the substrate 400 may be a dual subtractive structure utilized in a back-end structure for semiconductor applications. It is also noted that the structure 460 may also be utilized to form any suitable structures on the substrate 400 as needed.

[00074] Thus, methods for etching features in a film stack are provided. The methods utilize a three step process comprising a residual removal process, a main etching process and a high pressure annealing process to etch the metal containing material in the film stack. Furthermore, the main etching process further comprises a three step process comprising a breaking-through process, a bulk etching process, and a residual clean process. The process can efficiently etch a target material, such as a conductive layer, in the film stack without substantially attacking other materials in the film stack.

[00075] While the foregoing is directed to embodiments of the present disclosure, other and further embodiments of the disclosure may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

We claim:

1. A method for patterning a conductive layer on a substrate, comprising:
supplying a gas mixture comprising a chlorine containing gas at a first flow rate to etch a first conductive layer disposed on the substrate;
lowering the chlorine containing gas in the first gas mixture to a second flow rate lower than the first flow rate to continue etching the first conductive layer; and
increasing the chlorine containing gas in the first gas mixture to a third flow rate greater than the second flow rate to remove the first conductive layer from the substrate.
2. The method of claim 1, wherein the first conductive layer is a Ti or Ta containing layer.
3. The method of claim 1, wherein the first gas mixture further comprises an inert gas.
4. The method of claim 1, wherein the chlorine containing gas is Cl₂ or HCl.
5. The method of claim 1, wherein the first flow rate is the same or similar to the third flow rate.
6. The method of claim 1, further comprising:
performing a hydrogen treatment process prior to etch the first conductive layer.
7. The method of claim 6, further comprising:
maintaining a substrate temperature at greater than 150 degrees Celsius while performing the hydrogen treatment process.
8. The method of claim 7, wherein the substrate temperature between about 200 degrees Celsius and about 300 degrees Celsius.

9. The method of claim 1, further comprising:
performing a post annealing process to the substrate after the first conductive layer is removed from the substrate.
10. The method of claim 9, wherein the post annealing process further comprises:
maintaining a process pressure between about 5 bar and 100 bar.
11. The method of claim 10, further comprising:
supplying an annealing gas mixture including a hydrogen containing gas or a nitrogen containing gas while performing the post annealing process.
12. The method of claim 9, wherein the post annealing process densifies a second conductive layer exposed on the substrate.
13. The method of claim 12, wherein the second material containing layer is a Ru containing material.
14. The method of claim 1, wherein the gas mixture supplied at the first flow rate removes an oxide material from the metal containing material.
15. The method of claim 1, wherein the gas mixture supplied at the second flow rate removes between about 5% and about 95 % of the first conductive layer.




FIG. 1




FIG. 3




FIG. 4B




FIG. 4A




FIG. 5B

FIG. 5A




FIG. 6B

FIG. 6A




FIG. 7B

FIG. 7A




FIG. 8B

FIG. 8A




FIG. 9B

FIG. 9A




FIG. 10A




FIG. 10B

A. CLASSIFICATION OF SUBJECT MATTER**H01L 21/3213(2006.01)i, H01L 21/3065(2006.01)i, H01L 21/768(2006.01)i, H01L 21/324(2006.01)i, H01L 21/67(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 21/3213; B44C 001/22; C23F 001/00; H01L 021/302; H01L 021/461; H01L 21/027; H01L 21/28; H01L 21/31; H01L 21/469; H01L 21/3065; H01L 21/768; H01L 21/324; H01L 21/67

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models
Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: chlorine containing gas, flow rate, annealing, hydrogen treatment, etch

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2004-0074869 A1 (XIKUN WANG et al.) 22 April 2004 See paragraph [0006]; claims 21, 24; and figure 1.	1-15
Y	US 2002-0155714 A1 (KOJI SUZUKI) 24 October 2002 See paragraphs [0062]-[0099]; and figures 1-3B.	1-15
Y	US 7211525 B1 (SUNIL SHANKER et al.) 01 May 2007 See column 6, lines 16-22; column 8, lines 18-28; and figure 4.	6-8
Y	KR 10-2003-0052162 A (DONGBU ELECTRONICS CO.,LTD.) 26 June 2003 See page 2; and figure 1.	9-13
A	KR 10-1305904 B1 (TES CO., LTD.) 09 September 2013 See paragraphs [0007]-[0017]; and figures 1-10.	1-15

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"D" document cited by the applicant in the international application

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

07 February 2020 (07.02.2020)

Date of mailing of the international search report

07 February 2020 (07.02.2020)

Name and mailing address of the ISA/KR

International Application Division
Korean Intellectual Property Office
189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

JANG, Gijeong

Telephone No. +82-42-481-8364



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2019/056447

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2004-0074869 A1	22/04/2004	US 7270761 B2	18/09/2007
US 2002-0155714 A1	24/10/2002	JP 2002-319571 A US 6797634 B2	31/10/2002 28/09/2004
US 7211525 B1	01/05/2007	None	
KR 10-2003-0052162 A	26/06/2003	KR 10-0450564 B1	30/09/2004
KR 10-1305904 B1	09/09/2013	KR 10-1256797 B1 KR 10-2013-0063571 A TW 201332015 A TW I489551 B WO 2013-085290 A1	22/04/2013 17/06/2013 01/08/2013 21/06/2015 13/06/2013