



(51) International Patent Classification:

H01L 27/11556 (2017.01) H01L 27/11582 (2017.01)
H01L 27/11524 (2017.01) H01L 27/11568 (2017.01)
H01L 27/11529 (2017.01) H01L 27/1157 (2017.01)

(72) Inventors: **GODA, Akira**; 1818 E. Monterey, Boise, ID 83706 (US). **HU, Yushi**; 1711 Strine Dr., McLean, VA 22101 (US).

(21) International Application Number:

PCT/US2018/016144

(74) Agent: **MATKIN, Mark, S.** et al.; Wells St. John P.S., 601 West Main Avenue, Suite 600, Spokane, WA 99201 (US).

(22) International Filing Date:

31 January 2018 (31.01.2018)

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

15/422,307 01 February 2017 (01.02.2017) US

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH,

(54) Title: NAND MEMORY ARRAYS, AND METHODS OF FORMING NAND MEMORY ARRAYS




FIG. 1

(57) Abstract: Some embodiments include a NAND memory array which has a vertical stack of alternating insulative levels and wordline levels. The wordline levels have terminal ends corresponding to control gate regions. Charge-trapping material is along the control gate regions of the wordline levels, and is spaced from the control gate regions by charge-blocking material. The charge-trapping material along vertically adjacent wordline levels is spaced by intervening regions through which charge migration is impeded. Channel material extends vertically along the stack and is spaced from the charge-trapping material by charge-tunneling material. Some embodiments include methods of forming NAND memory arrays.



GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ,
UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ,
TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,
EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,
MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*

NAND MEMORY ARRAYS, AND METHODS OF FORMING NAND MEMORY ARRAYS

RELATED PATENT DATA

5 This application claims priority to U.S. Patent Application Serial No. 15/422,307 which was filed on February 1, 2017, titled “NAND Memory Arrays, and Methods of Forming NAND Memory Arrays”, the disclosure of which is incorporated herein by reference.

10 TECHNICAL FIELD

NAND memory arrays, and methods of forming NAND memory arrays..

BACKGROUND

15 Memory provides data storage for electronic systems. Flash memory is one type of memory, and has numerous uses in modern computers and devices. For instance, modern personal computers may have BIOS stored on a flash memory chip. As another example, it is becoming increasingly common for computers and other devices to utilize flash memory in solid state drives to replace conventional hard drives. As yet another example, flash memory is popular in wireless electronic devices because it enables
20 manufacturers to support new communication protocols as they become standardized, and to provide the ability to remotely upgrade the devices for enhanced features.

 NAND may be a basic architecture of integrated flash memory. A NAND cell unit comprises at least one selecting device coupled in series to a serial combination of memory cells (with the serial combination commonly being referred to as a NAND
25 string). NAND architecture may be configured in a three-dimensional arrangement comprising vertically-stacked memory cells. It is desired to develop improved NAND architecture.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a diagrammatic cross-sectional side view of an example integrated structure having a region of an example NAND memory array.

5 FIG. 2 is a diagrammatic cross-sectional side view of another example integrated structure having a region of another example NAND memory array.

FIGS. 3-12 are diagrammatic cross-sectional side views of an example integrated structure at process stages of an example method.

10 FIGS. 13-17 are diagrammatic cross-sectional side views of an example integrated structure at process stages of an example method. The process stage of FIG. 13 may follow that of FIG. 7.

FIGS. 18-20 are diagrammatic cross-sectional side views of an example integrated structure at process stages of an example method. The process stage of FIG. 18 may follow that of FIG. 8.

15 FIGS. 21 and 22 are diagrammatic cross-sectional side views of an example integrated structure at process stages of an example method. The process stage of FIG. 21 may follow that of FIG. 15.

DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

Operation of NAND memory cells comprises movement of charge between a channel material and a charge-storage material. For instance, programming of a NAND memory cell may comprise moving charge (i.e., electrons) from the channel material into the charge-storage material, and then storing the charge within the charge-storage material. Erasing of the NAND memory cell may comprise moving holes into the charge-storage material to recombine with electrons stored in the charge-storage material, and thereby release charge from the charge-storage material. The charge-storage material may comprise charge-trapping material (for instance, silicon nitride, metal dots, etc.). A problem with conventional NAND can be that charge-trapping material extends across multiple memory cells of a memory array, and can enable charge migration between the cells. The charge migration between memory cells may lead to data retention problems. Some embodiments include structures which impede migration of charge between memory cells. In example embodiments, the structures utilized to impede charge migration may be thinned regions of the charge-trapping material in regions between memory cells, or may be breaks in the charge-trapping material in regions between memory cells. Example embodiments are described with reference to FIGS. 1-22.

Referring to FIG. 1, a portion of an integrated structure 10 is illustrated, with such portion including a fragment of a three-dimensional NAND memory array 12.

The integrated structure 10 comprises a stack 15 of alternating first and second levels 18 and 20. The levels 18 are insulative (i.e. dielectric), and the levels 20 are conductive.

The insulative levels 18 comprise insulative material 26. Such insulative material may comprise any suitable composition or combination of compositions; and may, for example, comprise silicon dioxide.

The conductive levels 20 comprise conductive materials 28 and 30. The conductive material 28 may be considered to be a conductive core, and the conductive material 30 may be considered to be an outer conductive layer surrounding the conductive core. The conductive materials 28 and 30 may comprise different
5 compositions relative to one another. In some embodiments, the conductive material 28 may comprise, consist essentially of, or consist of one or more metals (for instance, tungsten, titanium, etc.), and the conductive material 30 may comprise, consist essentially of, or consist of one or more metal-containing compositions (for instance, metal nitride, metal silicide, metal carbide, etc.). In some embodiments, the conductive
10 core material 28 may comprise, consist essentially of, or consist of one or more metals (for instance, tungsten, titanium, etc.), and the surrounding conductive material 30 may comprise, consist essentially of, or consist of one or more metal nitrides (for instance, titanium nitride, tungsten nitride, etc.).

The materials 28/30 illustrate an example configuration of the conductive levels
15 20. In other embodiments, the conductive levels 20 may comprise other configurations of conductive material; and may, for example, comprise a single conductive material or more than the illustrated two conductive materials. Generally, the conductive levels 20 may comprise conductive material having any suitable composition or combination of compositions; and may comprise, for example, one or more of various metals (for
20 example, tungsten, titanium, etc.), metal-containing compositions (for example, metal nitride, metal carbide, metal silicide, etc.), and conductively-doped semiconductor materials (for example, conductively-doped silicon, conductively-doped germanium, etc.).

Insulative material 32 forms an insulative liner surrounding the outer conductive layer of material 30. The insulative material 32 may comprise high-k material (for instance, one or more of aluminum oxide, hafnium oxide, zirconium oxide, tantalum oxide, etc.); where the term “high-k” means a dielectric constant greater than that of silicon dioxide. Although the insulative material 32 is shown to be a single homogenous material, in other embodiments the insulative material may comprise two or more discrete compositions. For instance, in some embodiments the insulative material 32 may comprise a laminate of silicon dioxide and one or more high-k materials. In some embodiments, the insulative material 32 may be referred to as a charge-blocking material. In some embodiments, the conductive levels 20 may be considered to be wordline levels of a NAND memory array. Terminal ends 34 of the wordline levels 20 may function as control gate regions 35 of NAND memory cells 36, with approximate locations of the memory cells 36 being indicated with brackets in FIG. 1.

The conductive levels 20 and insulative levels 18 may be of any suitable vertical thicknesses. In some embodiments, the conductive levels 20 and the insulative levels 18 may have vertical thicknesses within a range of from about 10 nanometers (nm) to about 300 nm. In some embodiments, the conductive levels 20 may have about the same vertical thicknesses as the insulative levels 18. In other embodiments, the conductive levels 20 may have substantially different vertical thicknesses than the insulative levels 18.

The vertically-stacked memory cells 36 form a vertical string (such as, for example, a vertical NAND string of memory cells), with the number of memory cells in each string being determined by the number of conductive levels 20. The stack may comprise any suitable number of conductive levels. For instance, the stack may have 8 conductive levels, 16 conductive levels, 32 conductive levels, 64 conductive levels, 512 conductive levels, 1028 conductive levels, etc.

The insulative materials 26 and 32 may be considered to form sidewalls 38 of an opening 40 extending through stack 15, with such sidewalls undulating inward along material 26, and outward along the material 32. The opening 40 may have a continuous shape when viewed from above; and may be, for example, circular, elliptical, etc. Accordingly, the sidewalls 38 of FIG. 1 may be comprised by a continuous sidewall that extends around the periphery of opening 40.

Charge-blocking material 42 extends along the terminal ends 34 of wordline levels 20, and is spaced from conductive material 30 of the wordline levels 20 by the insulative material 32. In the illustrated embodiment, the charge-blocking material 42 wraps around the terminal ends 34 of the wordline levels 20.

5 The charge-blocking material 42 forms charge-blocking regions of the memory cells 30. The charge-blocking material 42 may comprise any suitable composition or combination of compositions; including, for example, silicon dioxide, one or more high-k dielectric materials, etc. In some embodiments, the insulative material 32 and charge-blocking material 42 together form charge-blocking regions of the memory cells 36.

10 Charge-storage material 44 extends along the terminal ends 34 (i.e., control gate regions 35) of wordline levels 20, and is spaced from the terminal ends 34 by the charge-blocking materials 32/42. The charge-storage material 44 may comprise any suitable composition or combination of compositions; and in some embodiments, may comprise floating gate material (for instance, doped or undoped silicon) or charge-trapping material (for instance, silicon nitride, metal dots, etc.). In some embodiments, the charge-storage material 44 may comprise, consist essentially of, or consist of material
15 comprising silicon and nitrogen. In some embodiments, the charge-storage material 44 may consist of silicon nitride, and may have a horizontal thickness T_1 within a range of from about 3 nm to about 10 nm. In some aspects, a “charge trap” refers to an energy
20 well that can reversibly capture a charge carrier (e.g., an electron or hole).

 The charge-storage material 44 is provided in vertically-stacked segments 43, which are spaced from one another by gaps 45. The gaps 45 may be referred to as intervening regions through which charge migration is impeded. In some embodiments, the charge-storage material 44 comprises charge-trapping material (e.g., silicon nitride),
25 and the gaps 45 prevent charge from migrating between vertically-adjacent memory cells 36. In contrast, conventional three-dimensional NAND memory arrays may have a continuous layer of charge-trapping material extending along all of the vertically-stacked memory cells of a NAND string, and such may undesirably enable charge-migration between the memory cells of the NAND string and data loss. The embodiment of FIG. 1
30 may have improved data retention as compared to such conventional three-dimensional NAND memory arrays.

Gate-dielectric material 46 extends vertically along the charge-storage material 42, and extends into the gaps 45. The gate-dielectric material 46 may comprise any suitable composition or combination of compositions; and in some embodiments may comprise, consist essentially of, or consist of silicon dioxide. The gate-dielectric material 5 46 forms gate dielectric regions of memory cells 36. In some embodiments, the insulative material 26 of levels 18 may be considered to be first insulative material, and the gate-dielectric material 46 may be considered to be second insulative material which is within gaps 45 between the segments of charge-storage material 44. The first and second insulative materials 26 and 46 may be the same composition as one another in 10 some embodiments (for instance, both may comprise, consist essentially of, or consist of silicon dioxide), or may be compositionally different from one another in other embodiments. The first and second insulative materials 26 and 46 join to one another along interfaces 47. In some embodiments, voids 49 (shown in dashed line to indicate that they are optional) may extend into the first insulative material 26 along the 15 interfaces 47. The voids 49 may form during deposition of material 26, as discussed in more detail below with reference to FIG. 10. The gate-dielectric material can function as a material through which charge carriers tunnel or otherwise pass during programming operations, erasing operations, etc. In some contexts, the gate-dielectric material may be referred to simply as an insulative material or a dielectric material.

20 In the shown embodiment, the first insulative material 26 has a vertical thickness T_2 along the interface 47, and the second insulative material 46 has a vertical thickness T_3 along the interface 47. The vertical thickness T_3 is less than the vertical thickness T_2 , and in some embodiments may be less than or equal to about one-half of the vertical thickness T_2 . The vertical thicknesses T_2 and T_3 of materials 26 and 46 may be referred 25 to as first and second vertical thickness, respectively, in some embodiments.

Channel material 48 extends vertically along the gate-dielectric material 46 (and, in some embodiments may be considered to extend vertically along the stack 15), and is spaced from the charge-storage material 44 by the gate-dielectric material 46. The channel material 48 may comprise any suitable composition or combination of
5 compositions; and in some embodiments may comprise, consist essentially of, or consist of appropriately-doped silicon. The channel material is referred to as “extending vertically” to indicate that it generally extends through the stack 15. The vertically-extending material 48 (and other materials described herein as extending vertically) may extend substantially orthogonally relative to upper surfaces of the levels 18 and 20 (as
10 shown), or not; depending on, for example, whether opening 40 has sidewalls which are substantially orthogonal to the upper surfaces of the levels 18 and 20, or not.

In some embodiments, the gate-dielectric material 46 may be considered to be a charge-tunneling material; i.e., to be a material through which charge tunnels between the charge-storage material 44 and the channel material 48 of the memory cells 36 during
15 programming operations, erasing operations, etc. The charge-tunneling material may comprise silicon dioxide, as described above, or may comprise bandgap-engineered materials (such as silicon nitride laterally sandwiched between two oxides, where one or both to the oxides may be silicon dioxide).

In the illustrated embodiment, an insulative region 50 extends along a middle of
20 opening 40. The insulative region 50 may comprise any suitable insulative composition; including, for example, silicon dioxide, silicon nitride, etc. Alternatively, at least a portion of the insulative region 50 may be a void. The illustrated embodiment having the insulative region 50 extending down the middle of opening 40 is a so-called hollow-channel configuration. In other embodiments, the channel material 48 may entirely fill
25 the central region of opening 40 to form a vertically-extending pedestal within such central region.

The stack 15 is supported by a base 52. A break is provided between the base 52 and the stack 15 to indicate that there may be additional materials and/or integrated circuit structures between the base 52 and the stack 15. In some applications, such
30 additional integrated materials may include, for example, source-side select gate material (SGS material).

The base 52 may comprise semiconductor material; and may, for example, comprise, consist essentially of, or consist of monocrystalline silicon. The base 52 may be referred to as a semiconductor substrate. The term "semiconductor substrate" means any construction comprising semiconductive material, including, but not limited to, bulk
5 semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductor substrates described above. In some applications, the base 52 may correspond to a semiconductor substrate containing
10 one or more materials associated with integrated circuit fabrication. Such materials may include, for example, one or more of refractory metal materials, barrier materials, diffusion materials, insulator materials, etc.

FIG. 2 shows a construction 10a having a NAND memory array 12a illustrating another example configuration. The configuration of FIG. 2 is similar to that of FIG. 1,
15 except that the gaps 45 (FIG. 1) are replaced with thinned regions 51 of charge-storage material 44. The thinned regions 51 have a thickness T_4 which is much less than the thickness T_1 of the charge-storage material along the control gate regions 35. The thinned regions 51 are formed to be thin enough to impede charge migration, and accordingly correspond to intervening regions between memory cells 36 which impede
20 charge migration from one memory cell to another. In some embodiments, the thickness T_4 of the thinned regions 51 may be less than on-half of the thickness T_1 of the charge-storage material segments within the memory cells 36. In some embodiments, the thickness T_4 of the thinned regions 51 may be less than about 2 nm, less than about 1 nm, less than about 0.5 nm, etc. In some embodiments, the thinned regions 51 may be about 1
25 monolayer thick.

The three-dimensional NAND configurations of FIGS. 1 and 2 may be fabricated utilizing any suitable methodology. Example methodology is described with reference to FIGS. 3-22. A first example embodiment method is described with reference to FIGS. 3-12.

Referring to FIG. 3, a construction 10b includes a vertical stack 60 of alternating first levels 62 and second levels 64 over the base 52. The first levels 62 comprise first material 66, and the second levels 64 comprise second material 68. The first and second materials 66 and 68 may comprise any suitable compositions or combinations of compositions. The first material 66 is selectively removable relative to the second material 68, and vice versa. In some embodiments, the first material 66 comprises, consists essentially of, or consists of silicon dioxide; and the second material 68 comprises, consists essentially of, or consists of silicon nitride.

Referring to FIG. 4, the opening 40 is formed to extend through the stack 60. The opening 40 may be formed utilizing any suitable methodology. For instance, a patterned mask (not shown) may be formed over the stack 60 to define a location of the opening 40, and then the opening 40 may be formed to extend through the stack 60 with one or more suitable etches. Subsequently, the patterned mask may be removed.

The opening 40 has sidewalls 65 extending along the first and second materials 66 and 68.

Referring to FIG. 5, the first levels 62 are recessed relative to the second levels 64. Such recessing may be accomplished utilizing any suitable etch selective for the first material 66 relative to the second material 68. After the first levels 62 are recessed, the second levels 64 have projecting terminal ends 70 which extend outwardly beyond the recessed first levels 62. Cavities 72 extend into the first levels 62 between the projecting terminal ends 70. Undulating sidewall surfaces 73 of opening 40 extend into cavities 72 and around the projecting terminal ends 70.

Referring to FIG. 6, charge-blocking material 42 is formed along the undulating sidewall surfaces 73, and charge-storage material 44 is formed along the charge-blocking material 42. The materials 42/44 extend into the cavities 72 and around the projecting terminal ends 70. In some embodiments, the materials 42/44 may be considered to line the cavities 72. A charge block may have the following functions in a memory cell: in a program mode, the charge block may prevent charge carriers from passing out of the charge-storage material (e.g., floating-gate material, charge-trapping material, etc.) toward the control gate; and in an erase mode, the charge block may prevent charge carriers from flowing into the charge-storage material from the control gate. A charge-blocking region may comprise any suitable material(s) or structure(s) providing desired charge-blocking properties; and may, for example, comprise: an insulative material between control gate and charge-storage material; an outermost portion of a charge-trapping material where such material is dielectric and independent of where “charge” is stored in such portion; an interface between the control gate and the charge-trapping material, etc.

Referring to FIG. 7, gate-dielectric material 46 is formed to extend vertically along the charge-storage material 44, and to fill the cavities 72. Channel material 48 is formed to extend vertically along the gate-dielectric material 46. Insulative material 74 is then formed within a remaining central region of opening 40. The insulative material 74 forms the insulative region 50 described above with reference to FIG. 1; and may comprise any suitable composition or combination of compositions (such as, for example, silicon nitride, silicon dioxide, etc.). In some embodiments, the insulative material 74 may be omitted and a void may be left within the central region of opening 40. Alternatively, channel material 48 may be formed to entirely fill the opening 40.

Referring to FIG. 8, the first material 66 (FIG. 7) is removed to leave voids 76. Such removal may be accomplished with any suitable etch which is selective for the first material 66 relative to the second material 68. In a processing step which is not shown, slits may be formed through stack 60 (FIG. 7) to provide access to the first and second levels 62/64 (FIG. 7). Etchant may be flowed into such slits to access the first material 66 (FIG. 7).

Referring to FIG. 9, the charge-blocking material 42 and charge-storage material 44 are etched with etchant provided in voids 76. The etching removes regions of the charge-storage material 42 and the charge-blocking material 44 within the cavities 72 to expose surfaces of the gate-dielectric material 46; and to pattern the charge-storage material 42 and the charge-blocking material 44 into segments 77 and 43, respectively, that extend around the projections 70.

The etching of one or both of the charge-blocking material 42 and charge-storage material 44 from within voids 76 may be conducted with a same etchant as is utilized to form the voids 76, or may be conducted with a different etchant than that utilized to form the voids 76.

Referring to FIG. 10, insulative material 26 is formed within voids 76. The insulative material 26 may be referred to as a third material in some embodiments, to distinguish it from the first and second materials 66 and 68 of FIG. 3. The voids 49 (shown in dashed line to indicate that they are optional) may or may not remain as keyhole voids within material 26 after deposition of material 26 within the voids 76, depending on, for example, the composition of material 26, the deposition conditions utilized, etc. The material 26 contacts the gate-dielectric material 46 along interfaces 47 in the shown embodiment.

Referring to FIG. 11, the second material 68 (FIG. 10) is removed to leave voids 80. Such removal may be accomplished with any suitable etch which is selective for the second material 68 relative to the materials 26 and 42. The voids 80 may be referred to as second voids to distinguish them from the first voids 76 formed at the processing stage of FIG. 8. The term "first voids" may be utilized to refer to voids formed by removing first material 66 (FIG. 3), and the term "second voids" may be utilized to refer to voids formed by removing second material 68. The second voids may be formed after the first voids, as shown in the processing of FIGS. 8-11; or may be formed before the first voids (as shown in processing described below with reference to FIGS. 13-15).

The optional voids 49 may be referred to as third voids in some embodiments to distinguish them from the first and second voids 76 and 80.

Referring to FIG. 12, insulative material 32 is formed within voids 80 (FIG. 10) to line the voids, and thereby become an insulative liner within the voids. The insulative material 32 may comprise high-k material (for instance, one or more of aluminum oxide, hafnium oxide, zirconium oxide, tantalum oxide, etc.) as discussed above with reference to FIG. 1, and may be a charge-blocking material.

Conductive material 30 is formed within the lined voids 80 (FIG. 10) after forming insulative material 32, and then conductive material 28 is formed within the voids 80 (FIG. 10). The conductive material 28 may be considered to be a conductive core (as discussed above with reference to FIG. 1), and the conductive material 30 may be considered to be an outer conductive layer surrounding the conductive core (as is also discussed above regarding FIG. 1).

The construction 10b of FIG. 12 comprises a NAND memory array 12b analogous to the NAND memory array 12 discussed above with reference to FIG. 1.

A second example embodiment method of fabricating a NAND memory array is described with reference to FIGS. 13-17.

Referring to FIG. 13, a construction 10c is shown at a processing stage following that of FIG. 7. The construction 10c is shown after the second material 68 (FIG. 7) is removed to leave voids 80 (the so-called "second voids"). Such removal may be accomplished with any suitable etch which is selective for the second material 68 relative to the materials 66 and 42.

Referring to FIG. 14, materials 28, 30 and 32 are formed within the second voids 80 (FIG. 13).

Referring to FIG. 15, the first material 66 (FIG. 14) is removed to leave voids 76 (the so-called "first voids"). Such removal may be accomplished with any suitable etch which is selective for the first material 66 relative to the charge-blocking materials 32 and 42.

Referring to FIG. 16, the charge-blocking material 42 and charge-storage material 44 are etched with etchant provided in voids 76 in processing analogous to that described above with reference to FIG. 9.

Referring to FIG. 17, insulative material 26 is formed within voids 76 (FIG. 16). The construction 10c of FIG. 17 comprises a NAND memory array 12c analogous to the NAND memory array 12 discussed above with reference to FIG. 1

A third example embodiment method of fabricating a NAND memory array is described with reference to FIGS. 18-20.

Referring to FIG. 18, a construction 10d is shown at a processing stage following that of FIG. 8. The construction 10d is shown after the etch into the first voids 76
5 removes charge-blocking material 42 from within cavities 72, and thins charge-storage material 44. In contrast to the processing described above with reference to FIG. 9, the charge-storage material 44 is thinned, but not removed. The charge-storage material 44 may be thinned to a final thickness T_4 having the dimensions described above with reference to FIG. 2.

10 Referring to FIG. 19, insulative material 26 is formed within voids 76 (FIG. 18) with processing analogous to that described above with reference to FIG. 10.

Referring to FIG. 20, the second material 68 (FIG. 19) is removed with processing analogous to that described above with reference to FIG. 11 to leave voids (like the voids 80 of FIG. 11); and then materials 28, 20 and 32 are formed within the
15 voids with processing analogous to that described above with reference to FIG. 12.

The construction 10d of FIG. 20 comprises a NAND memory array 12d analogous to the NAND memory array 12a discussed above with reference to FIG. 2.

A fourth example embodiment method of fabricating a NAND memory array is described with reference to FIGS. 21 and 22.

20 Referring to FIG. 21, a construction 10e is shown at a processing stage following that of FIG. 15. The construction 10e is shown after the etch into the first voids 76 removes charge-blocking material 42 from within cavities 72, and thins charge-storage material 44. In contrast to the processing described above with reference to FIG. 16, the charge-storage material 44 is thinned, but not removed. The charge-storage material 44
25 may be thinned to a final thickness T_4 having the dimensions described above with reference to FIG. 2.

Referring to FIG. 22, insulative material 26 is formed within voids 76 (FIG. 21) with processing analogous to that described above with reference to FIG. 10.

The construction 10e of FIG. 22 comprises a NAND memory array 12e
30 analogous to the NAND memory array 12a discussed above with reference to FIG. 2.

The structures described above may be incorporated into electronic systems. Such electronic systems may be used in, for example, memory modules, device drivers, power modules, communication modems, processor modules, and application-specific modules, and may include multilayer, multichip modules. The electronic systems may be any of a
5 broad range of systems, such as, for example, cameras, wireless devices, displays, chip sets, set top boxes, games, lighting, vehicles, clocks, televisions, cell phones, personal computers, automobiles, industrial control systems, aircraft, etc.

Unless specified otherwise, the various materials, substances, compositions, etc. described herein may be formed with any suitable methodologies, either now known or
10 yet to be developed, including, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), etc.

Both of the terms "dielectric" and "electrically insulative" may be utilized to describe materials having insulative electrical properties. The terms are considered
15 synonymous in this disclosure. The utilization of the term "dielectric" in some instances, and the term "electrically insulative" in other instances, may be to provide language variation within this disclosure to simplify antecedent basis within the claims that follow, and is not utilized to indicate any significant chemical or electrical differences.

The particular orientation of the various embodiments in the drawings is for illustrative purposes only, and the embodiments may be rotated relative to the shown
20 orientations in some applications. The description provided herein, and the claims that follow, pertain to any structures that have the described relationships between various features, regardless of whether the structures are in the particular orientation of the drawings, or are rotated relative to such orientation.

The cross-sectional views of the accompanying illustrations only show features
25 within the planes of the cross-sections, and do not show materials behind the planes of the cross-sections in order to simplify the drawings.

When a structure is referred to above as being "on" or "against" another structure, it can be directly on the other structure or intervening structures may also be present. In contrast, when a structure is referred to as being "directly on" or "directly against"
30 another structure, there are no intervening structures present.

Structures (e.g., layers, materials, etc.) may be referred to as “extending vertically” to indicate that the structures generally extend upwardly from an underlying base (e.g., substrate). The vertically-extending structures may extend substantially orthogonally relative to an upper surface of the base, or not.

5 Some embodiments include a NAND memory array which has a vertical stack of alternating insulative levels and wordline levels. The wordline levels have terminal ends corresponding to control gate regions. Charge-trapping material is along the control gate regions of the wordline levels, and is spaced from the control gate regions by charge-blocking material. The charge-trapping material along vertically adjacent wordline levels
10 is spaced by intervening regions through which charge migration is impeded. Channel material extends vertically along the stack and is spaced from the charge-trapping material by charge-tunneling material.

 Some embodiments include a NAND memory array which has a vertical stack of alternating insulative levels and wordline levels. The wordline levels have terminal ends
15 corresponding to control gate regions. The insulative levels comprise first insulative material vertically between the wordline levels. Charge-trapping material is along the control gate regions of the wordline levels, and is spaced from the control gate regions by charge-blocking material. The charge-trapping material along vertically adjacent wordline levels is spaced by intervening regions of second insulative material which
20 impedes charge migration. Channel material extends vertically along the stack and is spaced from the charge-trapping material by charge-tunneling material.

 Some embodiments include a NAND memory array which has a vertical stack of alternating insulative levels and wordline levels. The wordline levels have terminal ends corresponding to control gate regions. The insulative levels comprise first insulative
25 material vertically between the wordline levels. Charge-trapping material is along the control gate regions of the wordline levels, and is spaced from the control gate regions by charge-blocking material. The charge-trapping material along vertically adjacent wordline levels is spaced by intervening regions of second insulative material. The charge-trapping material comprises silicon and nitrogen. The second insulative material
30 comprises oxide. Voids extend into the first insulative material along an interface of the first and second insulative materials. Channel material extends vertically along the stack and is spaced from the charge-trapping material by charge-tunneling material.

Some embodiments include a method of forming a NAND memory array. A vertical stack of alternating first and second levels is formed. The first levels comprise first material, and the second levels comprise second material. The first levels are recessed relative to the second levels. The second levels have projecting terminal ends extending beyond the recessed first levels. Cavities extend into the first levels between the projecting terminal ends. Charge-storage material is formed around the terminal ends of the second levels. The charge-storage material extends into the cavities to line the cavities. Charge-tunneling material is formed to extend vertically along the charge-storage material. The charge-tunneling material fills the lined cavities. Channel material is formed to extend vertically along the charge-tunneling material. The first material is removed to leave first voids. Etchant provided in the first voids is utilized to etch into the charge-storage material. Insulative third material is formed within the first voids after etching into the charge-storage material. The second material is removed to form second voids. Conductive levels are formed within the second voids. The conductive levels are wordline levels of the NAND memory array and have terminal ends corresponding to control gate regions. The control gate regions are adjacent to the charge-storage material.

Some embodiments include a method of forming a NAND memory array. A vertical stack of alternating first and second levels is formed. The first levels comprise first material, and the second levels comprise second material. The first levels are recessed relative to the second levels. The second levels have projecting terminal ends extending beyond the recessed first levels. Cavities extend into the first levels between the projecting terminal ends. First charge-blocking material is formed around the terminal ends of the second levels. Silicon nitride is formed over the first charge-blocking material and around the terminal ends of the second levels. The silicon nitride and the first charge-blocking material extend into the cavities to line the cavities. Charge-tunneling material is formed to extend vertically along the silicon nitride. The charge-tunneling material extends into the lined cavities. Channel material is formed to extend vertically along the charge-tunneling material. The first material is removed to leave first voids. The silicon nitride is etched with etchant provided in the first voids. Insulative third material is formed within the first voids after etching into the silicon nitride. The second material is removed to form second voids. The second voids are lined with second charge-blocking material. Conductive levels are formed within the lined second voids. The conductive levels are wordline levels of the NAND memory array and have terminal ends corresponding to control gate regions. The control gate regions are adjacent to the silicon nitride. Each of the conductive levels comprises a conductive core surrounded by an outer conductive layer. The conductive core comprises a different composition than the outer conductive layer.

CLAIMS

I/we claim,

1. A NAND memory array, comprising:
a vertical stack of alternating insulative levels and wordline levels, the
5 wordline levels having terminal ends corresponding to control gate regions;
charge-trapping material along the control gate regions of the wordline
levels, and spaced from the control gate regions by charge-blocking material; the charge-
trapping material along vertically adjacent wordline levels being spaced by intervening
regions through which charge migration is impeded; and
10 channel material extending vertically along the stack and spaced from the
charge-trapping material by charge-tunneling material.
2. The NAND memory array of claim 1 wherein the charge-trapping
material comprises silicon and nitrogen.
15
3. The NAND memory array of claim 1 wherein the intervening regions are
gaps extending through the charge-trapping material.
4. The NAND memory array of claim 1 wherein the intervening regions are
20 thinned regions of the charge-trapping material; the charge-trapping material along the
control gate regions having a first thickness, and the thinned regions of the charge-
trapping material having a second thickness which is less than one-half of the first
thickness.
- 25 5. The NAND memory array of claim 4 wherein the second thickness is less
than 2 nm.

6. The NAND memory array of claim 4 wherein the second thickness is less than 0.5 nm.

7. A NAND memory array, comprising:

5 a vertical stack of alternating insulative levels and wordline levels, the wordline levels having terminal ends corresponding to control gate regions; the insulative levels comprising first insulative material vertically between the wordline levels;

10 charge-trapping material along the control gate regions of the wordline levels, and spaced from the control gate regions by charge-blocking material; the charge-trapping material along vertically adjacent wordline levels being spaced by intervening regions of second insulative material which impedes charge migration; and

channel material extending vertically along the stack and spaced from the charge-trapping material by charge-tunneling material.

15

8. The NAND memory array of claim 7 wherein the charge-trapping material comprises silicon and nitrogen.

9. The NAND memory array of claim 7 comprising voids extending into the first insulative material along an interface of the first and second insulative materials.

10. The NAND memory array of claim 7 wherein the first insulative material has a first vertical thickness along the interface of the first and second insulative materials, and wherein the second insulative material has a second vertical thickness along the interface of the first and second insulative materials of less than or equal to about one-half of the first vertical thickness.

25

11. The NAND memory array of claim 7 wherein the first and second insulative materials are a same composition as one another.

12. The NAND memory array of claim 7 wherein the first and second
5 insulative materials are different compositions relative to one another.

13. The NAND memory array of claim 7 wherein each wordline level comprises a conductive core surrounded by an outer conductive layer; with the conductive core comprising a different composition than the outer conductive layer.
10

14. The NAND memory array of claim 13 wherein the conductive cores comprise one or more metals; and wherein the outer conductive layers comprise metal nitride.

15. The NAND memory array of claim 13 further comprising a high-k dielectric material surrounding the outer conductive layer of each conductive level.
15

16. A NAND memory array, comprising:
a vertical stack of alternating insulative levels and wordline levels, the wordline levels having terminal ends corresponding to control gate regions; the insulative levels comprising first insulative material vertically between the wordline
5 levels;
charge-trapping material along the control gate regions of the wordline levels, and spaced from the control gate regions by charge-blocking material; the charge-trapping material along vertically adjacent wordline levels being spaced by intervening regions of second insulative material; the charge-trapping material comprising silicon
10 and nitrogen; the second insulative material comprising oxide;
voids extending into the first insulative material along an interface of the first and second insulative materials; and
channel material extending vertically along the stack and spaced from the charge-trapping material by charge-tunneling material.

15

17. The NAND memory array of claim 16 wherein the first insulative material has a first vertical thickness along the interface of the first and second insulative materials, and wherein the second insulative material has a second vertical thickness along the interface of the first and second insulative materials of less than or equal to
20 about one-half of the first vertical thickness.

18. The NAND memory array of claim 16 wherein the first and second insulative materials are a same composition as one another.

- 25 19. The NAND memory array of claim 16 wherein the first and second insulative materials are different compositions relative to one another.

20. A method of forming a NAND memory array, comprising:
forming a vertical stack of alternating first and second levels; the first
levels comprising first material, and the second levels comprising second material;
recessing the first levels relative to the second levels; the second levels
5 having projecting terminal ends extending beyond the recessed first levels; cavities
extending into the first levels between the projecting terminal ends;
forming charge-storage material around the terminal ends of the second
levels; the charge-storage material extending into the cavities to line the cavities;
forming charge-tunneling material extending vertically along the charge-
10 storage material; the charge-tunneling material filling the lined cavities;
forming channel material extending vertically along the charge-tunneling
material;
removing the first material to leave first voids;
etching into the charge-storage material with etchant provided in the first
15 voids;
forming insulative third material within the first voids after etching into
the charge-storage material;
removing the second material to form second voids; and
forming conductive levels within the second voids; the conductive levels
20 being wordline levels of the NAND memory array and having terminal ends
corresponding to control gate regions; the control gate regions being adjacent the charge-
storage material.

21. The method of claim 20 wherein the first voids are formed before the
25 second voids.

22. The method of claim 20 wherein the first voids are formed after the
second voids.

23. The method of claim 20 wherein the charge-storage material is charge-trapping material.
24. The method of claim 23 wherein the etching into the charge-trapping material thins regions of the charge-trapping material within the cavities.
25. The method of claim 23 wherein the charge-trapping material comprises silicon and nitrogen.
26. The method of claim 20 wherein the etching into the charge-storage material removes regions of the charge-storage material within the cavities to expose surfaces of the charge-tunneling material, and wherein the insulative third material contacts the exposed surfaces of the charge-tunneling material.
27. The method of claim 26 wherein third voids remain along interfaces where the insulative third material contacts the charge-tunneling material.
28. The method of claim 26 wherein the insulative third material and the charge-tunneling material are different compositions relative to one another.
29. The method of claim 26 wherein the insulative third material and the charge-tunneling material are a same composition as one another.

30. The method of claim 20 comprising forming charge-blocking material around the terminal ends of the second levels prior to forming the charge-storage material around the terminal ends of the second levels, and/or forming charge-blocking material within the second voids to line the second voids prior to forming the conductive

5 levels within the second voids.

31. A method of forming a NAND memory array, comprising:
- forming a vertical stack of alternating first and second levels; the first levels comprising first material, and the second levels comprising second material;
 - recessing the first levels relative to the second levels; the second levels having projecting terminal ends extending beyond the recessed first levels; cavities extending into the first levels between the projecting terminal ends;
 - forming first charge-blocking material around the terminal ends of the second levels;
 - forming silicon nitride over the first charge-blocking material and around the terminal ends of the second levels; the silicon nitride and the first charge-blocking material extending into the cavities to line the cavities;
 - forming charge-tunneling material extending vertically along the silicon nitride; the charge-tunneling material extending into the lined cavities;
 - forming channel material extending vertically along the charge-tunneling material;
 - removing the first material to leave first voids;
 - etching into the silicon nitride with etchant provided in the first voids;
 - forming insulative third material within the first voids after etching into the silicon nitride;
 - removing the second material to form second voids;
 - lining the second voids with second charge-blocking material; and
 - forming conductive levels within the lined second voids; the conductive levels being wordline levels of the NAND memory array and having terminal ends corresponding to control gate regions; the control gate regions being adjacent the silicon nitride; each of the conductive levels comprising a conductive core surrounded by an outer conductive layer, with the conductive core comprising a different composition than the outer conductive layer.

32. The method of claim 31 wherein the etching into the silicon nitride thins regions of the silicon nitride within the cavities.

33. The method of claim 32 wherein the thinned regions of the silicon nitride have a thickness which is less than or equal to about one-half of an original thickness of the silicon nitride.

5 34. The method of claim 31 wherein the etching into the silicon nitride removes regions of the silicon nitride within the cavities to expose a surface of the charge-tunneling material, and wherein the insulative third material contacts the exposed surfaces of the charge-tunneling material.

10 35. The method of claim 34 wherein third voids remain along interfaces where the insulative third material contacts the charge-tunneling material.

36. The method of claim 34 wherein the insulative third material and the charge-tunneling material are different compositions relative to one another.

15

37. The method of claim 34 wherein the insulative third material and the charge-tunneling material are a same composition as one another.




FIG. 1




FIG. 3




FIG. 4




FIG. 5




FIG. 7

8/22




FIG. 8

9/22




FIG. 9

10/22




FIG. 10

11/22




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17

18/22




FIG. 18

A. CLASSIFICATION OF SUBJECT MATTER**H01L 27/11556(2017.01)i, H01L 27/11524(2017.01)i, H01L 27/11529(2017.01)i, H01L 27/11582(2017.01)i, H01L 27/11568(2017.01)i, H01L 27/1157(2017.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 27/11556; H01L 27/115; H01L 29/78; G11C 5/02; H01L 21/8247; H01L 27/11524; H01L 27/11529; H01L 27/11582; H01L 27/11568; H01L 27/1157

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models
Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: NAND memory array, vertical stack, charge-trapping material, intervening regions, charge migration

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 2016-025192 A1 (SANDISK TECHNOLOGIES INC.) 18 February 2016 See paragraphs [0014], [0028]-[0044] and figures 5A-6D.	1-8, 10-15, 20-26 , 28-34, 36-37
Y		9, 16-19, 27, 35
Y	US 2013-0148398 A1 (YONG MOOK BAEK et al.) 13 June 2013 See paragraph [0039] and figure 13.	9, 16-19, 27, 35
A	KR 10-2012-0007838 A (SAMSUNG ELECTRONICS CO., LTD.) 25 January 2012 See paragraphs [0030]-[0139] and figures 3-20.	1-37
A	US 2015-0069494 A1 (SANDISK TECHNOLOGIES INC.) 12 March 2015 See paragraphs [0027]-[0045] and figures 5A-5J.	1-37
A	KR 10-2014-0114536 A (SAMSUNG ELECTRONICS CO., LTD.) 29 September 2014 See paragraphs [0064]-[0069] and figures 6-11.	1-37

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

27 April 2018 (27.04.2018)

Date of mailing of the international search report

27 April 2018 (27.04.2018)

Name and mailing address of the ISA/KR

International Application Division
Korean Intellectual Property Office
189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

KANG, Sung Chul

Telephone No. +82-42-481-8405



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2018/016144

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 2016-025192 A1	18/02/2016	US 9136130 B1	15/09/2015
US 2013-0148398 A1	13/06/2013	CN 103165617 A CN 103165617 B KR 10-2013-0066950 A US 8912591 B2	19/06/2013 15/03/2017 21/06/2013 16/12/2014
KR 10-2012-0007838 A	25/01/2012	US 2012-0012920 A1 US 8643084 B2	19/01/2012 04/02/2014
US 2015-0069494 A1	12/03/2015	CN 104541370 A US 2014-0008714 A1 US 2014-0138760 A1 US 8658499 B2 US 8933501 B2 US 9093321 B2 WO 2014-011415 A1	22/04/2015 09/01/2014 22/05/2014 25/02/2014 13/01/2015 28/07/2015 16/01/2014
KR 10-2014-0114536 A	29/09/2014	None	