

(51) International Patent Classification:
G05F 3/30 (2006.01)(21) International Application Number:
PCT/EP2010/052856(22) International Filing Date:
5 March 2010 (05.03.2010)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US): **EPCOS AG** [DE/DE]; St.-Martin-Str. 53, 81669 Munich (DE).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **BOUWMAN, Jeroen** [NL/NL]; Groenestraat 67, NL-6679 EC Oosterhout (Nijmegen) (NL). **VAN DEN OEVER, Léon C. M.** [NL/NL]; Heintje Davidsstraat 1, NL-5247 XG Rosmalen (NL).(74) Agent: **EPHING HERMANN FISCHER PATENTANWALTSGESELLSCHAFT MBH**; Ridlerstr. 55, 80339 Munich (DE).


(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: BANDGAP REFERENCE CIRCUIT AND METHOD FOR PRODUCING THE CIRCUIT



(57) Abstract: Bandgap reference circuit, comprising a voltage generator (VG) designed to produce a voltage or a current proportional to absolute temperature, a supply circuit (SC), designed to produce a supply for operating the voltage generator (VG), comprising a bias element (BS) and a control element (CS), and a bias circuit (BC), designed to produce a bias for operating the voltage generator (VG), comprising a bias element (BB) and a control element (CB). At least one of the control element (CS) of the supply circuit (SC) and the control element (CB) of the bias circuit (BC) comprises a pseudomorphic high-electron-mobility transistor or a hetero-junction bipolar transistor and/or at least one of the bias element (BS) of the supply circuit (SC) and the bias element (BB) of the bias circuit (BC) comprises a long-gate pseudomorphic high-electron-mobility transistor or a resistor. Method for producing the circuit wherein the pseudomorphic high-electron-mobility transistors and the hetero-junction bipolar transistors are produced using a GaAs BiFET technology process.

Description

Bandgap reference circuit and method for producing the circuit

The invention concerns a bandgap reference circuit for providing a voltage or a current in which first order effects of temperature dependency are cancelled. Bandgap reference circuits can be used in high-frequency applications such as power amplifiers of mobile phones, which are usually manufactured using gallium arsenide (GaAs).

It is an object of the invention to provide a bandgap reference circuit that is implemented in GaAs technology, has a low minimum required supply voltage, occupies a small chip area, has a low current consumption and is robust against supply voltage variations.

The invention solves the objective by providing a bandgap reference circuit comprising a voltage generator designed to produce a voltage or a current proportional to absolute temperature, a supply circuit designed to produce a supply for operating the voltage generator, comprising a bias element and a control element, and a bias circuit designed to produce a bias for operating the voltage generator, comprising a bias element and a control element. At least one of the control element of the supply circuit and the control element of the bias circuit comprises a pseudomorphic high-electron-mobility transistor (pHEMT) or a hetero-junction bipolar transistor (HBT) and/or at least one of the bias element of the supply circuit and the bias element of the bias circuit comprises a long-gate pseudomorphic high-electron-mobility transistor or a resistor. In high-electron-mobility transistors (HEMT),

high-mobility electrons are generated using a hetero-junction. A hetero-junction is a junction between two materials with different bandgaps. The different materials may have different lattice constants. In pseudomorphic high-electron-mobility transistors (pHEMT), the layers of the different materials are so thin that the lattices are matched. A hetero-junction bipolar transistor (HBT) is a bipolar transistor where emitter region, collector region and base region contain different materials, thus creating a hetero-junction. Using pHEMT transistors for the control element of the supply circuit and/or the control element of the bias circuit reduces the minimum required supply voltage. The use of long-gate pHEMT transistors for the bias element of the supply circuit and/or the bias element of the bias circuit allows large resistances to be realized with reduced chip areas. The large resistances lead to a reduction of current consumption and to a larger voltage gain which reduces the sensitivity to supply voltage variations.

In an embodiment, the pseudomorphic high-electron-mobility transistor of the control element of the supply circuit and/or the pseudomorphic high-electron-mobility transistor of the control element of the bias circuit is a depletion-mode transistor. Depletion-mode transistors are normally on and operate with a negative threshold voltage which reduces the minimum required supply voltage.

In an embodiment, the pseudomorphic high-electron-mobility transistor of the control element of the supply circuit and/or the pseudomorphic high-electron-mobility transistor of the control element of the bias circuit is an enhancement-mode transistor. Using enhancement-mode transistors also re-

- 3 -

duces the minimum required supply voltage compared to a hetero-junction bipolar transistor.

In an embodiment, the long-gate pseudomorphic high-electron-mobility transistor is a depletion-mode transistor and comprises an active region of width W and length L , wherein the ratio of the width W to the length L lies between 0.01 and 0.1. Such transistors have high equivalent AC-resistances.

In an embodiment, the gate and a source of the long-gate pseudomorphic high-electron-mobility transistor are electrically shorted or are coupled to each other by at least one electrical component so that the voltage between the gate and the source V_{gs} lies between the negative threshold voltage V_{th} and 0 V, that is $V_{th} < V_{gs} < 0$ V. The long-gate pseudomorphic high-electron-mobility transistor then functions as a current source.

In an embodiment, a first connection point of the bias element of the supply circuit and a first connection point of the control element of the supply circuit are each connected to a first supply potential, and a second connection point of the bias element of the supply circuit is connected to a control input of the control element of the supply circuit.

In an embodiment, the second connection point of the bias element of the supply circuit is connected to a first connection point of another control element of the supply circuit, wherein a second connection point of the other control element of the supply circuit is connected to a second supply potential.

In an embodiment, a first connection point of the bias element of the bias circuit and a first connection point of the

control element of the bias circuit are each connected to a first supply potential, and a second connection point of the bias element of the bias circuit is connected to a control input of the control element of the bias circuit.

In an embodiment, the second connection point of the bias element of the bias circuit is connected to a first connection point of another control element of the bias circuit, and a second connection point of the other control element of the bias circuit is connected to the second supply potential.

In an embodiment, the second connection point of the control element of the bias circuit is connected to a first connection point of a resistor of the bias circuit, a second connection of the resistor of the bias circuit is connected to a first connection point of still another control element of the bias circuit, the first connection point of the still another control element is connected to a control input of the still another control element, and a second connection point of the still another control element of the bias circuit is connected to the second supply potential.

In an embodiment, the voltage generator comprises a first control element and a second control element, each having a first connection point, a second connection point and a control input, wherein the first control element and the second control element have emitter areas that differ from one another, the control input of the first control element and the control input of the second control element are connected to the control input of the still another control element of the bias circuit, the first connection point of the first control element is connected to the control input of the further control element of the supply circuit, the second connection

point of the first control element is connected to the second supply potential, and the first connection point of the second control element is connected to the control input of the other control element of the bias circuit.

In an embodiment, the voltage generator further comprises a first resistor, a second resistor and a third resistor, wherein a first connection point of the first resistor is connected to the second connection point of the control element of the supply circuit and a second connection point of the first resistor is connected to the first connection point of the first control element, a first connection point of the second resistor is connected to the second connection point of the control element of the supply circuit and a second connection point of the second resistor is connected to the first connection point of the second control element, and a first connection of the third resistor is connected to the second connection point of the second control element and a second connection point of the third resistor is connected to the second supply potential.

In an embodiment, the first control element and the second control element of the voltage generator, the other control element of the supply circuit, the other control element and the still other control element of the bias circuit, and any of the control elements of the supply circuit and the control element of the bias circuit and the bias element of the supply circuit and the bias element of the bias circuit, which are not pseudomorphic high-electron-mobility transistors, are hetero-junction bipolar transistors.

The invention further provides a method for producing the circuit where the pseudomorphic high-electron-mobility tran-

sistors and the hetero-junction bipolar transistors are produced using a GaAs BiFET technology process.

Embodiments of the present invention will now be described, by way of example, with reference to the accompanying drawings. The drawings show:

- FIG. 1 a first embodiment of a bandgap reference circuit,
- FIG. 2 a second embodiment of a bandgap reference circuit,
- FIG. 3 a third embodiment of a bandgap reference circuit,
- FIG. 4 collector currents of the first and third embodiments over supply voltage,
- FIG. 5 load resistances of the first embodiment and third embodiments over supply voltage,
- FIG. 6 a fourth embodiment of a bandgap reference circuit,
- FIG. 7 reference voltages of the first and fourth embodiments over temperature with supply voltage as a parameter,
- FIG. 8 reference voltages of the first and fourth embodiments over supply voltage with temperature as a parameter,
- FIG. 9 collector currents of the first, third and fourth embodiments over supply voltage, and
- FIG. 10 load resistances of the first, third and fourth embodiment over supply voltage.

FIG. 1 shows a first embodiment E1 of a bandgap reference circuit comprising a voltage generator VG, a supply circuit SC and a bias circuit BC. The supply circuit SC and the bias circuit BC are connected to a first supply potential VCC and to a second supply potential GND. The voltage generator VG is connected to the supply circuit SC, the bias circuit BC, and the second supply potential GND. The supply voltage is the difference between the first supply potential VCC and the second supply potential GND and is equal to VCC if the second supply potential GND is chosen to be 0 V.

The voltage generator VG comprises a first, a second and a third resistor R1, R2 and R3 which each have a first connection point 1 and a second connection point 2. The first, second and third resistors R1, R2 and R3 can be thin film resistors. The first and second resistor R1 and R2 may have equal resistances. It further comprises a first and a second control element HBT1 and HBT2 which each have a first connection point 1, a second connection point 2 and a control input 3. The circuit elements are connected as described above. The first and second control elements HBT1 and HBT2 can be transistors. For example, they can be NPN hetero-junction bipolar transistors (HBT), where the first connection points 1 correspond to collectors, the second connection points 2 correspond to emitters and the control inputs 3 corresponds to bases. The emitter areas of the first and second control element HBT1 and HBT2 are A1 and A2 with $A2 = M \times A1$. The current flowing through the third resistor R3 is then proportional to the thermal voltage $V_T = kT/q$, that is it is proportional to the absolute temperature T (PTAT). It is also proportional to $\ln(M)$.

The supply circuit SC comprises a bias element BS, a control element CS and another control element HBT3. The bias element BS has a first and a second connection point 1 and 2, the control element CS and the another control element HBT3 each have a first and a second connection point 1 and 2 and a control input 3. The circuit elements are connected as described above. The control element CS and the another control element HBT3 can be NPN hetero-junction bipolar transistors, where the first and second connection points 1 and 2 and the control input 3 are collectors, emitters and bases, respectively. The control element CS is used to supply current to the voltage generator VG. The bias element BS can be a resistor, such as a thin film resistor and serves as a current source to set the bias current through the other control element HBT3 and determines the AC-loop gain. The control element CS, the other control element HBT3 and the first resistor R1 form a loop which determines the voltage at the second connection point 2, that is at the emitter of the control element CS.

The bias circuit BC comprises a bias element BB, a control element CB, a fourth resistor R4, another control element HBT4 and still another control element HBT5. The another control element HBT4 serves as a complementary to absolute temperature (CTAT) voltage generator. The bias element BB and the fourth resistor R4 each have first and second connection points 1 and 2, while the control element CB, the another control element HBT4 and the still another control element HBT5 each have a first and a second connection point 1 and 2 and a control input 3 and can be NPN hetero-junction bipolar transistors in which case the first and second connection points 1 and 2 and the control input 3 are a collector, an emitter and a base, respectively. The circuit elements are

connected as described above. The bandgap reference voltage VBG can be tapped off at the first connection point 1 of the fourth resistor R4 and the second connection point 2 of the control element CB. In a similar manner to the supply circuit SC, the bias element BB sets the bias current through the other control element HBT4 and determines the AC-loop gain. The still other control element HBT5 has its first connection point 1 connected to its control input 3 and provides a voltage for the control inputs 3 of the first and second control element HBT1 and HBT2 of the voltage generator VG. The voltage at its control input 3 is determined by the loop formed by the control element CB, the fourth resistor R4 and the other control element HBT4. The bias circuit BS receives a potential from the voltage generator VG at the control input 3 of the other control element HBT4.

The combination of the proportional to absolute temperature (PTAT) voltage with the complementary to absolute temperature (CTAT) voltage leads to the desired temperature behavior of the bandgap voltage VBG.

The transistors in the first embodiments E1 can be GaAs hetero-junction bipolar transistors. Such transistors have a V_{be} of 1.15 to 1.2 V at 300 K. For proper operation, the voltage across resistors BS, BB and R1, R2 should be about 500 mV. With $V_{be} = 1.15$ V of the HBT CS and HBT3, this will require a minimum required supply voltage of $V_{CC} = 2 \times 500 \text{ mV} + 2 \times 1.15 \text{ V} = 3.3 \text{ V}$. At lower temperatures the minimum required supply voltage will be somewhat higher. A minimum required supply voltage of 3.3 V can be a disadvantage in battery-operated products, such as for example wireless communication devices, since there is a trend towards lowering the supply voltages from 3.2 V to 2.8 V and even lower down to 2 V.

The second embodiment E2 shown in FIG. 2 helps to overcome this problem. The numbering of the first and second connection points 1 and 2 and the control inputs 3 are only shown in FIG. 1 and for clarity reasons are not shown in figures 2, 3 and 6. However, the second, third and fourth embodiments are modifications of FIG. 1 and function similarly so that the features described with FIG. 1 also apply to these embodiments.

The hetero-junction bipolar transistor for the control element CS for the supply circuit SC and for the control element CB for the bias circuit BC in FIG. 1 are replaced with pseudomorphic high-electron-mobility transistors CS and CB in FIG. 2. These transistors can be depletion-mode transistors where, due to the typical I_{ds}/V_{gs} characteristics with a $V_{threshold}$ of about -1 V, the voltage at the control input 3, that is the gate G of the transistor, is around 0.75 V. The minimum required supply voltage VCC depends on the voltage Vds between the drain D and source S of the control element CB of the bias circuit BC. This in turn depends on the size of the transistor and the load current of the circuit. With proper scaling of the transistor CB, the supply voltage VCC can be decreased to 1.8 V for a bandgap reference voltage of 1.6 V with a Vds of about 0.2 V for CB.

The control element CB and CS of the bias circuit BC and the supply circuit SC, respectively, can be replaced by enhancement-mode pHEMT transistors. The minimal required supply voltage VCC will be approximately 2.6 V, which is higher than when depletion-mode transistors are used, but is still adequately low for many applications.

The HBT and the pHEMT transistors are available in merged or stacked GaAs FET-HBT integration schemes. Such integration schemes are often called BiFET or BiHEMT and contain both HBT and FET/pHEMT devices on a single GaAs substrate.

In GaAs technology, only thin-film resistors are available with a sheet resistance of $50 \Omega/\text{square}$ so that a large resistor of several tens of $k\Omega$ occupies a very large chip area. The resistances BS and BB shown in FIG. 1 and 2 need to be large in value to achieve a low current consumption and a high AC-loop gain. However, for a resistor, its DC voltage and the AC-loop gain are tightly coupled and the use of large resistors leads to problems with the DC voltage headroom available. When the voltage across resistor BS and BB is decreased due to a lower supply voltage VCC, the collector current in HBT3 and HBT4 is also decreased which results in a lower loop gain.

To overcome these problems the first embodiment E1 shown in FIG. 1 can be modified to become the third embodiment E3 shown in FIG. 3. In FIG. 3, the resistors BS and BB of FIG. 1 are replaced by depletion-mode long-gate pHEMT transistors BS and BB, with the respective gates G short-circuited to the respective source S. The drain D corresponds to the first connection point 1 and the source S to the second connection point 2 of the bias element BS and the bias element BB. The length L of the active region of a long-gate pHEMT transistor is chosen to be much larger than is normally the case for pHEMT transistors: L may be $40 \mu\text{m}$ instead of $0.5 \mu\text{m}$. The width W of the active region may be chosen to be $3 \mu\text{m}$, resulting in $W/L < 1$. The ratio of the width W and the length L of the active region can be chosen to lie in the range $0.01 < W/L < 0.1$.

The chip area required for the resistive load of the first embodiment E1 shown in FIG. 1 is about $5570 \mu\text{m}^2$ and has a value of $30 \text{ k}\Omega$. The large chip area is a result of the meandering of the layout that is necessary to achieve large resistances when using low sheet resistances. For equal collector currents I_C at the same supply voltage of $V_{CC} = 3.4 \text{ V}$ the chip area required for the long-gate depletion-mode pHEMT in FIG. 3 is about $342 \mu\text{m}^2$, which is much smaller.

FIG. 4 shows the collector current I_C in HBT3 over the supply voltage V_{CC} for the first embodiment E1 and the third embodiment E3. It shows the linear relationship between current and voltage of the resistors used for the bias element BS and the bias element BB in the first embodiment E1 shown in FIG. 1. For the third embodiment E3, the current has a derivative that approaches zero for higher supply voltages V_{CC} so that the collector currents in HBT3 and HBT4 are more constant over supply voltage V_{CC} variation.

FIG. 5 shows the inverse of the derivative of the curves shown in FIG. 4. At a supply voltage of $V_{CC} = 3.4 \text{ V}$, the first embodiment E1 has a load resistance of $R_L = 30 \text{ k}\Omega$ and from FIG. 4, the collector current is $I_C = 17 \mu\text{A}$. The voltage gain of HBT3 can be calculated to be $A_v = 20 \times \log(g_m \times R_L)$ with the transconductance $g_m = I_C/V_T \approx 17 \mu\text{A}/26 \text{ mV}$ and the load resistance $R_L \approx 30 \text{ k}\Omega$, leading to $A_v = 25 \text{ dB}$. For the third embodiment E3, the load resistance increases into the $\text{M}\Omega$ -region for higher supply voltages V_{CC} . At the same supply voltage of 3.4 V and the same collector current $I_C = 17 \mu\text{A}$, the resistance is $R_L \approx 112 \text{ k}\Omega$, leading to a voltage gain of $A_v = 37 \text{ dB}$. The voltage gain can be improved by 12 dB by replacing the thin-film resistors of the first embodiment E1 shown in FIG. 1 by the long-gate depletion-mode pHEMT tran-

sistor of FIG. 3. Also, the DC voltage headroom is improved as the DC voltage and the AC-loop gain of the long-gate depletion-mode pHEMT transistor are (much) less tightly coupled as for a resistor.

FIG. 6 shows a fourth embodiment in which FIG. 1 has been modified by using depletion-mode pseudomorphic high-electron-mobility transistors instead of hetero-junction bipolar transistors for the control element CS of the supply circuit SC and the control element CB for the bias circuit BC. Further, the resistors used for the bias element BS for the supply circuit SC and for the bias element BB for the bias circuit BC have been replaced by long-gate depletion-mode pseudomorphic high-electron-mobility transistors with their gates G shorted to the respective sources S, that is $V_{gs} = 0$ V. The fourth embodiment E4 thus makes use of the advantages of the second embodiment E2 and the third embodiment E3. Where appropriate, the descriptions of the second embodiment E2 and the third embodiment E3 therefore also apply to the fourth embodiment E4.

As in FIG. 2, the minimum required supply voltage VCC can be reduced to 1.8 V for a bandgap reference voltage of 1.6 V, which is a substantial reduction in the supply voltage VCC.

Since the gate voltages of the control elements CS and CB are now substantially lower, the voltage Vds between the drain D and the source S of the bias element BS and BB of the supply circuit SC and the bias circuit BC, respectively, will be more than 1 V, so that the voltage headroom is increased. The long-gate pHEMT transistors are now biased in the saturation region and act like ideal current sources which are insensitive to supply voltage VCC variations.

The fourth embodiment E4 also allows to increase the value of the resistors R1 and R2 which will increase the loop gain. FIG. 7 shows the behavior of the bandgap reference voltage VBG of the first embodiment E1 and the fourth embodiment E4 when the circuit is not loaded. Shown are variations over the temperature T with the supply voltage VCC as a parameter. The supply voltage VCC is increased, starting at 3.0 V in steps of 0.4 V to 4.6 V. While the bandgap reference voltage VBG of the first embodiment E1 shows some variation with the supply voltage VCC, the bandgap reference voltage VBG of the fourth embodiment E4 is nearly invariant with the supply voltage VCC.

FIG. 8 shows the bandgap reference voltage VBG of the first embodiment E1 and the fourth embodiment E4 over the supply voltage VCC with the temperature as a parameter. The temperatures are -30°C , $+30^{\circ}\text{C}$ and $+90^{\circ}\text{C}$. Again, the bandgap reference voltage VBG of the fourth embodiment E4 is largely invariant over supply voltage VCC variations. FIG. 8 also shows that the fourth embodiment E4 requires a much lower minimum supply voltage of about $V_{CC} = 1.6\text{ V}$ while the first embodiment E1 requires a minimum supply voltage of about $V_{CC} = 2.9\text{ V}$.

FIG. 9 corresponds to FIG. 4, where additionally the collector current I_C of the fourth embodiment E4 over the supply voltage VCC is shown. The fourth embodiment produces a collector current I_C at a much reduced minimum supply voltage of about $V_{CC} = 1.6\text{ V}$. The collector current I_C is close to that of an ideal current source being constant over a large range of the supply voltage VCC.

FIG. 10 corresponds to FIG. 5 and additionally shows the inverse of the derivative of the collector current I_C over the

supply voltage VCC for the fourth embodiment E4. At an operating voltage of VCC = 3.4 V, the resistance is 2.95 MΩ, which is much larger than that of the first embodiment E1 and the third embodiment E3. In comparison with the third embodiment E3, the high resistance can be reached much earlier at about 2.4 V.

The voltage gain of the transistor HBT3 in the fourth embodiment E4 is $A_v = 20 \times \log(g_m \times R_L)$ with $g_m = I_C/V_T \approx 20 \mu A/26 \text{ mV}$ and $R_L \approx 2.95 \text{ M}\Omega$ at 3.4 V. At $A_v = 67 \text{ dB}$ it is 42 dB higher than that of the first embodiment E1.

The loop with the transistor HBT4 also has the same gain. The outstanding performance of the fourth embodiment E4 with respect to the supply voltage VCC variation can be attributed to the large loop gain which eliminates among others variations of the supply voltage VCC and variations of the load currents.

The invention thus provides a bandgap reference voltage circuit that can be operated with a much lower minimum required supply voltage VCC, occupies a smaller chip area, can have a lower current consumption and is more robust over supply voltage variations. A tradeoff has to be made between the current consumption and the loop gain, where the larger current yields a more stable bandgap reference voltage VBG.

Reference Signs

1	first connection point
2	second connection point
3	control input
A1	emitter area of HBT1
A2	emitter area of HBT2
B	base
BB	bias element for bias circuit BC
BC	bias circuit
BS	bias element for supply circuit SC
C	collector
CB	control element for bias circuit BC
CS	control element for supply circuit SC
D	drain
E	emitter
G	gate
GND	second supply potential
HBT1	first control element of the voltage generator VG
HBT2	second control element of the voltage generator VG
HBT3	another control element of the supply circuit SC
HBT4	another control element of the bias circuit BC
HBT5	still another control element of the bias circuit BC
R1	first resistor of voltage generator VG
R2	second resistor of voltage generator VG
R3	third resistor of voltage generator VG
R4	resistor of the bias circuit BC
S	source
SC	supply circuit
VBG	bandgap reference voltage
VG	voltage generator
VCC	first supply potential

Claims

1. Bandgap reference circuit, comprising
 - a voltage generator (VG), designed to produce a voltage or a current proportional to absolute temperature,
 - a supply circuit (SC), designed to produce a supply for operating the voltage generator (VG), comprising a bias element (BS) and a control element (CS), and
 - a bias circuit (BC), designed to produce a bias for operating the voltage generator (VG), comprising a bias element (BB) and a control element (CB),wherein
 - at least one of
 - the control element (CS) of the supply circuit (SC)
 - and
 - the control element (CB) of the bias circuit (BC)comprises a pseudomorphic high-electron-mobility transistor or a hetero-junction bipolar transistor
 - and/or
 - at least one of
 - the bias element (BS) of the supply circuit (SC)
 - and
 - the bias element (BB) of the bias circuit (BC)comprises a long-gate pseudomorphic high-electron-mobility transistor or a resistor.
2. The circuit according to claim 1,
 - characterized in that
 - the pseudomorphic high-electron-mobility transistor of the control element (CS) of the supply circuit (SC)
 - and/or the pseudomorphic high-electron-mobility transistor of the control element (CB) of the bias circuit (BC)is a depletion-mode transistor.

3. The circuit according to claim 1,
characterized in that
the pseudomorphic high-electron-mobility transistor of
the control element (CS) of the supply circuit (SC)
and/or the pseudomorphic high-electron-mobility transis-
tor of the control element (CB) of the bias circuit (BC)
is an enhancement-mode transistor.
4. The circuit according to one of the previous claims,
characterized in that
the long-gate pseudomorphic high-electron-mobility tran-
sistor (BS, BB) is a depletion-mode transistor and com-
prises an active region of width W and length L, wherein
 $0.01 < W/L < 0.1$.
5. The circuit according to one of the previous claims,
characterized in that
a gate (G) and a source (S) of the long-gate pseudomor-
phic high-electron-mobility transistor (BS, BB) are
- electrically shorted or
- are coupled to each other by at least one electrical
component
so that the voltage (V_{gs}) between the gate (G) and the
source (S) lies between the negative threshold voltage
 V_{th} and 0 V, that is $V_{th} < V_{gs} < 0$ V.
6. The circuit according to one of the previous claims,
characterized in that
- a first connection point (1) of the bias element (BS)
of the supply circuit (SC) and a first connection point
(1) of the control element (CS) of the supply circuit
(SC) are each connected to a first supply potential
(VCC), and

- a second connection point (2) of the bias element (BS) of the supply circuit (SC) is connected to a control input (3) of the control element (CS) of the supply circuit (SC).
7. The circuit according to claim 6, characterized in that the second connection point (2) of the bias element (BS) of the supply circuit (SC) is connected to a first connection point (1) of another control element (HBT3) of the supply circuit (SC), wherein a second connection point (2) of the other control element (HBT3) of the supply circuit (SC) is connected to a second supply potential (GND).
8. The circuit according to one of the previous claims, characterized in that
- a first connection point (1) of the bias element (BB) of the bias circuit (BC) and a first connection point (1) of the control element (CB) of the bias circuit (BC) are each connected to a first supply potential (VCC), and
 - a second connection point (2) of the bias element (BB) of the bias circuit (BC) is connected to a control input (3) of the control element (CB) of the bias circuit (BC).
9. The circuit according to claim 8, characterized in that the second connection point (2) of the bias element (BB) of the bias circuit (BC) is connected to a first connection point (1) of another control element (HBT4) of the bias circuit (BC), and a second connection point (2) of the other control element (HBT4) of the bias circuit (BC) is connected to the second supply potential (GND).

10. The circuit according to claim 9, characterized in that
- the second connection point (2) of the control element (CB) of the bias circuit (BC) is connected to a first connection point (1) of a resistor (R4) of the bias circuit (BC),
 - a second connection point (2) of the resistor (R4) of the bias circuit (BC) is connected to a first connection point (1) of still another control element (HBT5) of the bias circuit (BC),
 - the first connection point (1) of the still another control element (HBT5) is connected to a control input (3) of the still another control element (HBT5), and
 - a second connection point (2) of the still another control element (HBT5) of the bias circuit (BC) is connected to the second supply potential (GND).
11. The circuit according to one of the previous claims, characterized in that
- the voltage generator (VG) comprises a first control element (HBT1) and a second control element (HBT2), each having a first connection point (1), a second connection point (2) and a control input (3), wherein the first control element (HBT1) and the second control element (HBT2) have emitter areas (A1, A2) that differ from one another,
 - the control input (3) of the first control element (HBT1) and the control input (3) of the second control element (HBT2) are connected to the control input (3) of the still another control element (HBT5) of the bias circuit (BC),
 - the first connection point (1) of the first control element (HBT1) is connected to the control input (3) of

the further control element (HBT3) of the supply circuit (SC),

- the second connection point (2) of the first control element (HBT1) is connected to the second supply potential (GND), and

- the first connection point (1) of the second control element (HBT2) is connected to the control input (3) of the other control element (HBT4) of the bias circuit (BC).

12. The circuit according to claim 11,

characterized in that

the voltage generator (VG) further comprises a first resistor (R1), a second resistor (R2) and a third resistor (R3), wherein

- a first connection point (1) of the first resistor (R1) is connected to the second connection point (2) of the control element (CS) of the supply circuit (SC) and a second connection point (2) of the first resistor (R1) is connected to the first connection point (1) of the first control element (HBT1),

- a first connection point (1) of the second resistor (R2) is connected to the second connection point (2) of the control element (CS) of the supply circuit (SC) and a second connection point (2) of the second resistor (R2) is connected to the first connection point (1) of the second control element (HBT2),

- a first connection point (1) of the third resistor (R3) is connected to the second connection point (2) of the second control element (HBT2), and a second connection point (2) of the third resistor (R3) is connected to the second supply potential (GND).

13. The circuit according to one of the previous claims, characterized in that
- the first control element (HBT1) and the second control element (HBT2) of the voltage generator (VG),
 - the other control element (HBT3) of the supply circuit (SC),
 - the other control element (HBT4) and the still other control element (HBT5) of the bias circuit (BC), and
 - any of the control element (CS) of the supply circuit (SC) and the control element (CB) of the bias circuit (BC) and the bias element (BS) of the supply circuit (SC) and the bias element (BB) of the bias circuit (BC), which are not pseudomorphic high-electron-mobility transistors, are hetero-junction bipolar transistors.
14. A method for producing the circuit according to one of the previous claims,
- wherein
- the pseudomorphic high-electron-mobility transistors and the hetero-junction bipolar transistors are produced using a GaAs BiFET technology process.

FIG. 1




FIG. 2




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9





FIG. 10



INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2010/052856

A. CLASSIFICATION OF SUBJECT MATTER

INV. G05F3/30
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G05F H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2003/151396 A1 (SELF DAVID W [US] ET AL) 14 August 2003 (2003-08-14) paragraphs [0013] - [0049]; figures 3-11	1-14
X	WO 2009/153618 A1 (FREESCALE SEMICONDUCTOR INC [US]; YIN YI [DE]; REUTER RALF [DE]) 23 December 2009 (2009-12-23) page 1, line 42 - page 2, line 7; figure 2	1-14
	----- -/--	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search

7 May 2010

Date of mailing of the international search report

19/05/2010

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Hernandez Serna, J

INTERNATIONAL SEARCH REPORT

International application No

PCT/EP2010/052856

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	LALEH NAJAFIZADEH ET AL: "Radiation response of SiGe BiCMOS mixed-signal circuits intended for emerging lunar applications" RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 2007. RADECS 2007. 9TH EUROPEAN CONFERENCE ON, IEEE, PISCATAWAY, NJ, USA, 10 September 2007 (2007-09-10), pages 1-5, XP031513295 ISBN: 978-1-4244-1704-9 the whole document	1-14
X	HUI DONG LEE ET AL: "A Temperature-Independent Transmitter IC for 5.8-GHz DSRC Applications" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, IEEE, US LNKD-DOI:10.1109/TCSI.2008.916558, vol. 55, no. 6, 1 July 2008 (2008-07-01), pages 1733-1741, XP011224711 ISSN: 1549-8328 the whole document	1-14
X	LALEH NAJAFIZADEH ET AL: "Proton Tolerance of SiGe Precision Voltage References for Extreme Temperature Range Electronics" IEEE TRANSACTIONS ON NUCLEAR SCIENCE, IEEE SERVICE CENTER, NEW YORK, NY, US LNKD-DOI:10.1109/TNS.2006.885381, vol. 53, no. 6, 1 December 2006 (2006-12-01), pages 3210-3216, XP011152250 ISSN: 0018-9499 the whole document	1-14
X	US 2009/256628 A1 (ILKOV NIKOLAY [DE] ET AL) 15 October 2009 (2009-10-15) the whole document	1-14
X	EP 0 798 618 A1 (TOSHIBA KK [JP]) 1 October 1997 (1997-10-01) the whole document	1-14
X	WO 94/03850 A2 (MASSACHUSETTS INST TECHNOLOGY [US]) 17 February 1994 (1994-02-17) the whole document	1-14

-/--

INTERNATIONAL SEARCH REPORT

International application No

PCT/EP2010/052856

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	KEVIN JING CHEN: "GaN smart power chip technology" ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2009. EDSSC 2009. IEEE INTERNATIONAL CONFERENCE OF, IEEE, PISCATAWAY, NJ, USA, 25 January 2009 (2009-01-25), pages 403-407, XP031616004 ISBN: 978-1-4244-4297-3 the whole document -----	1-14
A	CRESSLER J D: "On the Potential of SiGe HBTs for Extreme Environment Electronics" PROCEEDINGS OF THE IEEE, IEEE. NEW YORK, US LNKD- DOI:10.1109/JPROC.2005.852225, vol. 93, no. 9, 1 September 2005 (2005-09-01), pages 1559-1582, XP011137878 ISSN: 0018-9219 the whole document -----	1-14
A	JOHN D CRESSLER ET AL: "Proton Radiation Response of SiGe HBT Analog and RF Circuits and Passives" IEEE TRANSACTIONS ON NUCLEAR SCIENCE, IEEE SERVICE CENTER, NEW YORK, NY, US, vol. 48, no. 6, 1 December 2001 (2001-12-01), XP011042208 ISSN: 0018-9499 the whole document -----	1-14
A	BERND SCHLEICHER ET AL: "Si/SiGe HBT UWB impulse generators with sleep-mode targeting the FCC masks" ULTRA-WIDEBAND, 2009. ICUWB 2009. IEEE INTERNATIONAL CONFERENCE ON, IEEE, PISCATAWAY, NJ, USA, 9 September 2009 (2009-09-09), pages 674-678, XP031547604 ISBN: 978-1-4244-2930-1 the whole document -----	1-14

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/EP2010/052856

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 2003151396	A1	14-08-2003	NONE	
WO 2009153618	A1	23-12-2009	NONE	
US 2009256628	A1	15-10-2009	NONE	
EP 0798618	A1	01-10-1997	DE 69710506 D1 DE 69710506 T2 US 5883546 A	28-03-2002 24-10-2002 16-03-1999
WO 9403850	A2	17-02-1994	NONE	