

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
28 July 2005 (28.07.2005)

PCT

(10) International Publication Number  
**WO 2005/069266 A1**

(51) International Patent Classification<sup>7</sup>: **G09G 3/32**

Property, & Standards, Cross Oak Lane, Redhill Surrey  
RH1 5HA (GB).

(21) International Application Number:  
PCT/IB2005/050027

(74) Agents: **WILLIAMSON, Paul, L.** et al.; c/o Philips Intellectual Property, & Standards, Cross Oak Lane, Redhill Surrey RH1 5HA (GB).

(22) International Filing Date: 4 January 2005 (04.01.2005)

(25) Filing Language: English

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(26) Publication Language: English

(30) Priority Data:  
0400213.5 7 January 2004 (07.01.2004) GB

(71) Applicant (*for all designated States except US*): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).


(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO,

(72) Inventors; and

(75) Inventors/Applicants (*for US only*): **FISH, David, A.** [GB/GB]; c/o Philips Intellectual Property, & Standards, Cross Oak Lane, Redhill Surrey RH1 5HA (GB). **CHILDS, Mark, J.** [GB/GB]; c/o Philips Intellectual

[Continued on next page]

(54) Title: ELECTROLUMINESCENT DISPLAY DEVICES AN ACTIVE MATRIX



(57) Abstract: An active matrix EL display has first and second capacitors connected in series between the gate and source or drain of a pixel drive transistor. A data input to the pixel is provided to the junction between the first and second capacitors thereby to charge the second capacitor to a voltage derived from the pixel data voltage, and a voltage derived from the drive transistor threshold voltage being stored on the first capacitor. A discharge transistor is connected between the junction between the first and second capacitors and a common line for all pixels of the display. This device uses a common line as a discharge sink/source for the threshold voltage measurement operation. By avoiding the use of a data line for this purpose, the pixel can be in a non-addressed state when the threshold measurement takes place.

WO 2005/069266 A1



SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Declaration under Rule 4.17:**

— *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ,*

*NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)*

**Published:**

— *with international search report*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## ELECTROLUMINESCENT DISPLAY DEVICES WITH AN ACTIVE MATRIX

5           This invention relates to electroluminescent display devices, particularly active matrix display devices having thin film switching transistors associated with each pixel.

10           Matrix display devices employing electroluminescent, light-emitting, display elements are well known. The display elements may comprise organic thin film electroluminescent elements, for example using polymer materials, or else light emitting diodes (LEDs) using traditional III-V semiconductor compounds. Recent developments in organic electroluminescent materials, particularly polymer materials, have demonstrated their ability to be used  
15           practically for video display devices. These materials typically comprise one or more layers of a semiconducting conjugated polymer sandwiched between a pair of electrodes, one of which is transparent and the other of which is of a material suitable for injecting holes or electrons into the polymer layer.

20           The polymer material can be fabricated using a CVD process, or simply by a spin coating technique using a solution of a soluble conjugated polymer. Ink-jet printing may also be used. Organic electroluminescent materials exhibit diode-like I-V properties, so that they are capable of providing both a display function and a switching function, and can therefore be used in passive type displays. Alternatively, these materials may be used for active matrix display  
25           devices, with each pixel comprising a display element and a switching device for controlling the current through the display element.

30           Display devices of this type have current-driven display elements, so that a conventional, analogue drive scheme involves supplying a controllable current to the display element. It is known to provide a current source transistor as part of the pixel configuration, with the gate voltage supplied to the current source transistor determining the current through the display

element. A storage capacitor holds the gate voltage after the addressing phase.

Figure 1 shows a known pixel circuit for an active matrix addressed electroluminescent display device. The display device comprises a panel  
5 having a row and column matrix array of regularly-spaced pixels, denoted by the blocks 1 and comprising electroluminescent display elements 2 together with associated switching means, located at the intersections between crossing sets of row (selection) and column (data) address conductors 4 and 6. Only a few pixels are shown in the Figure for simplicity. In practice there  
10 may be several hundred rows and columns of pixels. The pixels 1 are addressed via the sets of row and column address conductors by a peripheral drive circuit comprising a row, scanning, driver circuit 8 and a column, data, driver circuit 9 connected to the ends of the respective sets of conductors.

The electroluminescent display element 2 comprises an organic light  
15 emitting diode, represented here as a diode element (LED) and comprising a pair of electrodes between which one or more active layers of organic electroluminescent material is sandwiched. The display elements of the array are carried together with the associated active matrix circuitry on one side of an insulating support. Either the cathodes or the anodes of the display  
20 elements are formed of transparent conductive material. The support is of transparent material such as glass and the electrodes of the display elements 2 closest to the substrate may consist of a transparent conductive material such as ITO so that light generated by the electroluminescent layer is transmitted through these electrodes and the support so as to be visible to a  
25 viewer at the other side of the support. Typically, the thickness of the organic electroluminescent material layer is between 100 nm and 200nm. Typical examples of suitable organic electroluminescent materials which can be used for the elements 2 are known and described in EP-A-0 717446. Conjugated polymer materials as described in WO96/36959 can also be used.

30 Figure 2 shows in simplified schematic form a known pixel and drive circuitry arrangement for providing voltage-programmed operation. Each pixel 1 comprises the EL display element 2 and associated driver circuitry. The

driver circuitry has an address transistor 16 which is turned on by a row address pulse on the row conductor 4. When the address transistor 16 is turned on, a voltage on the column conductor 6 can pass to the remainder of the pixel. In particular, the address transistor 16 supplies the column conductor voltage to a current source 20, which comprises a drive transistor 22 and a storage capacitor 24. The column voltage is provided to the gate of the drive transistor 22, and the gate is held at this voltage by the storage capacitor 24 even after the row address pulse has ended. The drive transistor 22 draws a current from the power supply line 26.

10 The drive transistor 22 in this circuit is implemented as a p-type TFT, for example a low temperature polysilicon TFT, so that the storage capacitor 24 holds the gate-source voltage fixed. This results in a fixed source-drain current through the transistor, which therefore provides the desired current source operation of the pixel.

15 One problem with voltage-programmed pixels, particularly using polysilicon thin film transistors, is that different transistor characteristics across the substrate (particularly the threshold voltage) give rise to different relationships between the gate voltage and the source-drain current, and artefacts in the displayed image result.

20 Various techniques have been proposed for compensating for these threshold voltage variations. Some techniques perform in-pixel measurement of the drive transistor threshold voltage, and add this threshold voltage to the pixel drive signal, so that the combined drive voltage takes account of the threshold voltage. A pixel circuit to perform this can use two storage capacitors, one for the threshold voltage and one for the pixel drive voltage. Additional switching transistors are also required to enable the threshold voltage to be measured, for example by discharging a capacitance across the gate-source junction of the drive transistor until it turns off.

30 This type of threshold compensation pixel circuit has two phases to the address cycle. In the first phase, the threshold voltage is stored on a threshold capacitor. In the second phase, the pixel data voltage is stored on a data capacitor. One problem with the known arrangement is that the column line is

used for the threshold voltage measurement operation, and this column line is coupled to the pixel through the address transistor controlled by the row. This means that the threshold voltage measurement and the supply of pixel data to the pixel must take place within a row address period.

5

According to the invention, there is provided an active matrix device comprising an array of display pixels, each pixel comprising:

a current driven light emitting display element;

a drive transistor for driving a current through the display element;

10 first and second capacitors connected in series between the gate and source or drain of the drive transistor, a data input to the pixel being provided to the junction between the first and second capacitors thereby to charge the second capacitor to a voltage derived from the pixel data voltage, and a voltage derived from the drive transistor threshold voltage being stored on the  
15 first capacitor; and

a discharge transistor connected between the junction between the first and second capacitors and a common line for all pixels of the display.

This device uses a common line as a discharge sink/source for the threshold voltage measurement operation. By avoiding the use of a data line  
20 for this purpose, the pixel can be in a non-addressed state when the threshold measurement takes place.

Each pixel may further comprise an input transistor connected between an input data line and the junction between the first and second capacitors.

Each pixel is then preferably operable in two modes, a first mode in  
25 which the input transistor is off and the voltage derived from the drive transistor threshold voltage is stored on the first capacitor, and a second mode in which the input transistor is on and a data input to the pixel charges the second capacitor to the voltage derived from the pixel data voltage.

This input transistor is the address transistor for the circuit, and is off  
30 during the threshold measurement stage.

The drive transistor may be a p-type transistor and the source of the drive transistor is then connected to a power supply line. The common line may then be this power supply line, or it may be a separate line.

Each pixel may further comprise a second transistor connected  
5 between the gate and drain of the drive transistor. This is used to control the supply of current from the drain. Thus, by turning on the second transistor, the first capacitor can be charged to the gate-source voltage. The second transistor may be controlled by a first gate control line which is shared between a row of pixels.

10 In one example, the first and second capacitors are connected in series between the gate and source of the drive transistor.

Each pixel may further comprise a third transistor connected between the drive transistor and the display element. This can be used to isolate the display element during the pixel programming stage.

15 The display element may comprise an electroluminescent display element

The invention also provides a method of driving an active matrix display device comprising an array of current driven light emitting display pixels, each pixel comprising an display element and a drive transistor for driving a current  
20 through the display element, the method comprising, for each pixel:

isolating a data line from the pixel, and while the data line is isolated:

driving a current through the drive transistor, and charging a first capacitor to a resulting gate-source voltage;

25 discharging the first capacitor through a discharge transistor connected between one terminal of the first capacitor and a common line, until the drive transistor turns off, the first capacitor thereby storing a threshold voltage;

coupling a data line to the pixel, and while the data line is coupled:

30 charging a second capacitor, in series with the first capacitor between the gate and source or drain of the drive transistor, to a data input voltage from the data line; and

using the drive transistor to drive a current through the display element using a gate voltage that is derived from the voltages across the first and second capacitors.

This method uses a common line as a discharge sink/source for the  
5 threshold voltage measurement operation. As mentioned above, avoiding the use of a data line for this purpose enables the pixel to be in a non-addressed state when the threshold measurement takes place.

The isolating and coupling preferably comprises switching an address transistor connected between the data line and an input to the pixel, and this  
10 address transistor for each pixel in a row is switched on simultaneously by a common row address control line.

When the data line is isolated from the pixel and the first capacitor is being charged, the data line is preferably used to provide a data input voltage to another pixel associated with the data line. This provides a pipelined  
15 addressing sequence.

The invention will now be described by way of example with reference to the accompanying drawings, in which:

Figure 1 shows a known EL display device;

20 Figure 2 is a schematic diagram of a known pixel circuit for current-addressing the EL display pixel using an input drive voltage;

Figure 3 shows a schematic diagram of a known threshold compensation circuit;

Figure 4 shows a schematic diagram of an example of pixel layout for a  
25 display device of the invention;

Figure 5 is a timing diagram for operation of the pixel layout of Figure 5;  
and

Figure 6 is used to show how the circuit of the invention enables  
pipelining to be carried out.

30

The same reference numerals are used in different figures for the same components, and description of these components will not be repeated.



Figure 3 shows a known threshold compensation pixel arrangement. Each pixel again has an electroluminescent (EL) display element 2 and a drive transistor  $T_D$  in series between a power supply line 26 and a grounded common cathode 28. The drive transistor  $T_D$  is for driving a current through the display element 2.

First and second capacitors  $C_1$  and  $C_2$  are connected in series between the gate and source of the drive transistor  $T_D$ . A data input to the pixel is provided to the junction 30 between the first and second capacitors and charges the second capacitor  $C_2$  to a pixel data voltage as will be explained below. The first capacitor  $C_1$  is for storing the drive transistor threshold voltage.

An address transistor  $A_1$  is connected between an input data line 6 and the junction 30 between the first and second capacitors. This address transistor times the application of a data voltage to the pixel, for storage on the second capacitor  $C_2$ .

A second, shorting, transistor  $A_2$  is connected between the gate and drain of the drive transistor  $T_D$ . This is used to control a flow of current between the power supply line 26 and the first capacitor  $C_1$  when the drive transistor  $T_D$  is on.

A third, isolating, transistor  $A_3$  is connected between the drive transistor  $T_D$  and the anode of the display element 2. This is used to turn off the display element 2 during the threshold measurement operation of the pixel programming sequence.

The transistors  $A_1$  to  $A_3$  are controlled by respective row conductors which connect to their gates.

The addressing of an array of pixels involves addressing rows of pixels in turn, with a full row of pixels addressed simultaneously, in conventional manner. The data line 6 comprises a column conductor,

The circuit of Figure 3 can be operated in a number of different ways. One basic operation will be described, and the problems associated with the circuit will be explained.

Only the drive transistor  $T_D$  is used in constant current mode. All other TFTs  $A_1$  to  $A_3$  in the circuit are used as switches that operate on a short duty cycle.

The circuit operation is to store the threshold voltage of the drive transistor  $T_D$  on  $C_1$ , and then store the data voltage on  $C_2$  so that the gate-source voltage of  $T_D$  is the data voltage plus the threshold voltage.

During the threshold voltage measurement, the address transistor  $A_1$  is turned on as is the shorting transistor  $A_2$ . The isolation transistor  $A_3$  is initially on, so that current is driven through the display element for a short time, in order to establish a large gate-source voltage on the drive transistor which turns the drive transistor on.

The isolating transistor  $A_3$  is then turned off, and the current sourced by the drive transistor passes from the source to the drain, through the transistor  $A_2$ , the capacitor  $C_1$  and the address transistor  $A_1$  to the data line 6. A suitable voltage is provided on the data line 6 for this operation, for example the same voltage as the power supply line voltage, and this all takes place within the row address period (namely while the address transistor  $A_1$  is turned on).

The flow of charge changes the voltage stored across the capacitor  $C_1$  until the gate-source voltage approaches the threshold voltage. At this time, the drive transistor turns off. With the capacitor  $C_2$  shorted out (because the power supply line voltage is on the data line 6), the capacitor  $C_1$  then stores and holds the threshold voltage.

Subsequently, the shorting transistor  $A_2$  is turned off, and the pixel data is stored on the capacitor  $C_2$  through the address transistor  $A_1$ . The transistor  $A_3$  is turned on for the illumination period.

Variations to this circuit are of course possible, for example to avoid the need for a pulse of light to be output during the threshold measurement operation. However, a problem remains that a significant part of the address cycle is taken up by the threshold measurement.

The invention provides a pipelined addressing sequence, so that there can be some timing overlap between the control signals of adjacent rows.

Figure 4 shows an example of pixel circuit of the invention. The circuit is identical to that shown in Figure 3. but additionally has a discharge transistor  $A_4$  connected between the junction 30 and the power supply line 26. The function of this transistor is to allow the address transistor  $A_1$  to be turned off  
5 during the threshold voltage measurement cycle, so as to free up the column conductor for use in providing pixel data to the pixels in another row.

The operation of the circuit is explained with reference to Figure 5.

At the beginning of the graphs shown in Figure 5, the display is emitting light from the previous address period. At the beginning of the programming  
10 phase, the shorting and discharge transistors  $A_2$ ,  $A_4$  are turned on. The junction 30 is then lifted to the power rail voltage, and the gate and drain of the drive transistor  $T_D$  are connected together. A short pulse of light is emitted while the gate voltage of the drive transistor is stabilised, and then the isolating transistor  $A_3$  is turned off (plot  $A_3$  in Figure 5 goes high). This directs the drive  
15 transistor source-drain current to its own gate. In the same way as for the circuit described above, the gate charges up until the drive transistor gate reaches its threshold voltage, and this is stored on the capacitor  $C_1$ .

This charging of the gate has a relatively long time constant. The invention allows this to be carried out with the address transistor turned off  
20 (during period 40), so that the time can be "pipelined" with the programming of other rows of pixels with pixel data.

The shorting and discharge transistors  $A_2$ ,  $A_4$  are then turned off, so that the gate of the drive transistor can float, with the threshold voltage of the drive transistor stored across the capacitor  $C_1$ . The isolation transistor  $A_3$  can  
25 also be turned on at that time, and no current will flow to the display element until the pixel is addressed with the data voltage.

A short address pulse for the address transistor  $A_1$  is needed at a subsequent time, synchronised with the data on the column (the non-hatched part of the data plot in Figure 5). The column is at a lower voltage than the  
30 power line voltage, which pulls down the drive transistor gate voltage, storing the pixel data voltage on  $C_2$ . The combined voltage across the source-gate

junction is thus the measured threshold voltage added to the pixel drive voltage.

It can be seen that the plots for transistors  $A_2$  and  $A_4$  are the same, so that they can be controlled by a shared control line.

5 This pipelining of the addressing sequence allows more than one row of pixels can be programmed at any one time. Thus, the addressing signals on lines  $A_2$  to  $A_4$  can overlap with the same signals for different rows. The length of the addressing sequence does not then imply long pixel programming times, and the effective line time is only limited by the time required to charge the  
10 second capacitor  $C_2$  when the address line  $A_1$  is high. This time period is the same as for a standard active matrix addressing sequence. The other parts of the addressing mean that the overall frame time will only be lengthened slightly by the set-up required for the first few rows of the display. However this set up can easily be done within the frame-blanking period so the time required for  
15 the threshold voltage measurement is not a problem.

Pipelined addressing is shown more clearly in the timing diagrams of Figure 6. The control signals for the transistors  $A_2$  to  $A_4$  have been combined into a single plot, but the operation is as described with reference to Figures 4 and 5. The "Data" plot in Figure 6 shows that the data line 6 is used almost  
20 continuously to provide data to successive rows.

In the method of Figures 4 and 5, the threshold measurement operation is combined with the display operation, so that the threshold measurement and display is performed for each row of pixels in turn.

It is possible instead to perform all of the threshold measurements for  
25 the full display, and then to address.

There are many variations to the specific circuit layout described above which can work in the same way. Differences may be desired to prevent the flash of light during pixel programming. For example, an additional transistor may be provided which gives the drain of the drive transistor a path to ground  
30 so that this path can be used to ensure current flow immediately before threshold measurement, instead of using current flow through the display element.

The circuits can be used for currently available LED devices. However, the electroluminescent (EL) display element may comprise an electrophosphorescent organic electroluminescent display element.

The circuit above has been shown implemented with a p-type drive transistor. The invention enables larger area polysilicon arrays to be  
5 fabricated because the pixel circuits compensate for the pixel to pixel variations without requiring longer pixel addressing times. These pixel addressing times become a limiting factor when designing large displays. The invention is particularly suitable for displays in which the drive transistor  
10 comprises a LTPS transistor.

The invention can be applied to other transistor technologies, such as microcrystalline silicon.

Various other modifications will be apparent to those skilled in the art.

## CLAIMS

1. An active matrix device comprising an array of display pixels (1), each pixel comprising:
  - 5 a current driven light emitting display element (2);
  - a drive transistor ( $T_D$ ) for driving a current through the display element;
  - first and second capacitors ( $C_1$ ,  $C_2$ ) connected in series between the gate (G) and source (S) or drain (D) of the drive transistor ( $T_D$ ), a data input to the pixel being provided to the junction (30) between the first and second
  - 10 capacitors thereby to charge the second capacitor ( $C_2$ ) to a voltage derived from the pixel data voltage, and a voltage derived from the drive transistor threshold voltage being stored on the first capacitor ( $C_1$ ); and
  - a discharge transistor ( $A_4$ ) connected between the junction (30) between the first and second capacitors and a common line (26) for all pixels
  - 15 of the display.
2. A device as claimed in claim 1, wherein the drive transistor ( $T_D$ ) comprises a p-type thin film transistor.
- 20 3. A device as claimed in claim 1 or 2, wherein the drive transistor ( $T_D$ ) comprises a polysilicon or microcrystalline silicon transistor.
4. A device as claimed in claim 3, wherein the drive transistor ( $T_D$ ) comprises a low temperature polysilicon transistor.
- 25 5. A device as claimed in any preceding claim, wherein each pixel further comprises an input transistor ( $A_1$ ) connected between an input data line (6) and the junction (30) between the first and second capacitors.
- 30 6. A device as claimed in any preceding claim, wherein each pixel is operable in two modes, a first mode in which the input transistor ( $A_1$ ) is off and the voltage derived from the drive transistor threshold voltage is stored on the

first capacitor ( $C_1$ ), and a second mode in which the input transistor ( $A_1$ ) is on and a data input to the pixel charges the second capacitor ( $C_2$ ) to the voltage derived from the pixel data voltage.

5 7. A device as claimed in any preceding claim, wherein the drive transistor ( $T_D$ ) is a p-type transistor and the source of the drive transistor is connected to a power supply line (26).

8. A device as claimed in claim 7, wherein the common line comprises the  
10 power supply line (26).

9. A device as claimed in any preceding claim, wherein each pixel further comprises a second transistor ( $A_2$ ) connected between the gate (G) and drain (D) of the drive transistor ( $T_D$ ).

15 10. A device as claimed in claim 9, wherein the second transistor ( $A_2$ ) is controlled by a first gate control line which is shared between a row of pixels.

11. A device as claimed in any preceding claim, wherein the first and  
20 second capacitors ( $C_1, C_2$ ) are connected in series between the gate (G) and source (S) of the drive transistor ( $T_D$ ).

12. A device as claimed in any preceding claim, wherein each pixel further comprises a third transistor ( $A_3$ ) connected between the drive transistor and  
25 the display element (2).

13. A device as claimed in any preceding claim, wherein the display element (2) comprises an electroluminescent display element.

30 14. A device as claimed in claim 13, wherein the electroluminescent (EL) display element (2) comprises an electrophosphorescent organic electroluminescent display element.

15. A method of driving an active matrix display device comprising an array of current driven light emitting display pixels (1), each pixel comprising an display element (2) and a drive transistor ( $T_D$ ) for driving a current through the display element, the method comprising, for each pixel:

isolating a data line (6) from the pixel, and while the data line is isolated:

driving a current through the drive transistor, and charging a first capacitor ( $C_1$ ) to a resulting gate-source voltage;

discharging the first capacitor ( $C_1$ ) through a discharge transistor ( $A_4$ ) connected between one terminal of the first capacitor and a common line, until the drive transistor turns off, the first capacitor ( $C_1$ ) thereby storing a threshold voltage;

coupling a data line (6) to the pixel, and while the data line is coupled:

charging a second capacitor ( $C_2$ ), in series with the first capacitor between the gate and source or drain of the drive transistor ( $T_D$ ), to a data input voltage from the data line (6); and

using the drive transistor ( $T_D$ ) to drive a current through the display element using a gate voltage that is derived from the voltages across the first and second capacitors ( $C_1, C_2$ ).

20

16. A method as claimed in claim 15, wherein the isolating and coupling comprises switching an address transistor ( $A_1$ ) connected between the data line (6) and an input (30) to the pixel.

25 17. A method as claimed in claim 16, wherein the address transistor ( $A_1$ ) for each pixel in a row is switched on simultaneously by a common row address control line.

18. A method as claimed in claim 17, wherein the address transistors for one row of pixels are turned on substantially immediately after the address transistors for an adjacent row are turned off.

30



19. A method as claimed in any one of claims 15 to 18, wherein when the data line (6) is isolated from the pixel and the first capacitor is being charged, the data line is used to provide a data input voltage to another pixel associated with the data line.

5

20. A method as claimed in any one of claims 15 to 19, for driving a display device in which each pixel comprises a p-type drive transistor.

21. A method as claimed in any one of claims 15 to 20, for driving a display  
10 device in which the drive transistor comprises a polysilicon or microcrystalline silicon transistor.

22. A method as claimed in claim 21, for driving a display device in which the drive transistor of each pixel comprises a LTPS transistor.

15

1/4




FIG. 1 PRIOR ART




FIG. 2 PRIOR ART

2/4




FIG. 3 PRIOR ART




FIG. 4

3/4




FIG. 5




FIG. 6

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/JP2005/050027

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 G09G3/32

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	YUMOTO A ET AL: "PIXEL-DRIVING METHODS FOR LARGE-SIZED POLY-SI AM-OLED DISPLAYS" ASIA DISPLAY / IDW'01. PROCEEDINGS OF THE 21ST INTERNATIONAL DISPLAY RESEARCH CONFERENCE IN CONJUNCTION WITH THE 8TH INTERNATIONAL DISPLAY WORKSHOPS. NAGOYA, JAPAN, OCT. 16 - 19, 2001, INTERNATIONAL DISPLAY RESEARCH CONFERENCE. IDRC, SAN JOSE, CA : SI, vol. CONF. 21 / 8, 16 October 2001 (2001-10-16), pages 1395-1398, XP001134248 page 1395, right-hand column, paragraph 2; figure 2  ----- -/--	1, 15

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

° Special categories of cited documents :

\*A\* document defining the general state of the art which is not considered to be of particular relevance

\*E\* earlier document but published on or after the international filing date

\*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

\*O\* document referring to an oral disclosure, use, exhibition or other means

\*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*&amp;\* document member of the same patent family

Date of the actual completion of the international search

15 March 2005

Date of mailing of the international search report

31/03/2005

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Farricella, L

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/JP2005/050027

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2003/011584 A1 (AZAMI MUNEHIRO ET AL) 16 January 2003 (2003-01-16) paragraph '0090! - paragraph '0134!; figures 1,25 -----	1,15
A	WO 03/077229 A (SAMSUNG ELECTRONICS CO., LTD; CHOI, BEOM-RAK; CHOI, JOON-HOO; CHAE, CH) 18 September 2003 (2003-09-18) page 6, line 4 - page 8, line 16; figures 1-4 -----	1,15

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/JP2005/050027

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 2003011584	A1	16-01-2003	JP	2003029707 A	31-01-2003
			JP	2003091260 A	28-03-2003
			CN	1397922 A	19-02-2003
			TW	554558 B	21-09-2003
<hr/>					
WO 03077229	A	18-09-2003	KR	2003073116 A	19-09-2003
			AU	2002329105 A1	22-09-2003
			WO	03077229 A1	18-09-2003
<hr/>					