




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification⁴ : G06F 15/16</p>	<p>A1</p>	<p>(11) International Publication Number: WO 89/00316 (43) International Publication Date: 12 January 1989 (12.01.89)</p>
<p>(21) International Application Number: PCT/US88/02213 (22) International Filing Date: 29 June 1988 (29.06.88) (31) Priority Application Number: 068,946 (32) Priority Date: 1 July 1987 (01.07.87) (33) Priority Country: US (71) Applicant: BAYTEC, INC. [US/US]; 32425 Schoolcraft Road, Livonia, MI 48150 (US). (72) Inventor: BRUNK, John, L. : 5709 Eggert, Brighton, MI 48084 (US). (74) Agent: HANLON, William, M., Jr.: Basile and Hanlon, 1650 W. Big Beaver Road, Suite 210, Troy, MI 48084 (US).</p>		<p>(81) Designated States: AT (European patent), AU, BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent). Published <i>With international search report.</i> <i>With amended claims.</i></p>

(54) Title: MULTIPLE COMPUTER INTERFACE



(57) Abstract

A multiple computer interface (10) for connecting a plurality of computers (28) in a network system. The interface (10) interconnects a plurality of computers or central processing units (28) to a main computer control arrangement, the arrangement comprising a management control central processing unit (16), main memory storage (31) and memory controller (24) for shared programs, as well as a main central processing unit controller (18) for peripheral I/O devices, such as printers (36).

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT Austria	FR France	ML Mali
AU Australia	GA Gabon	MR Mauritania
BB Barbados	GB United Kingdom	MW Malawi
BE Belgium	HU Hungary	NL Netherlands
BG Bulgaria	IT Italy	NO Norway
BJ Benin	JP Japan	RO Romania
BR Brazil	KP Democratic People's Republic of Korea	SD Sudan
CF Central African Republic	KR Republic of Korea	SE Sweden
CG Congo	LI Liechtenstein	SN Senegal
CH Switzerland	LK Sri Lanka	SU Soviet Union
CM Cameroon	LU Luxembourg	TD Chad
DE Germany, Federal Republic of	MC Monaco	TG Togo
DK Denmark	MG Madagascar	US United States of America
FI Finland		

MULTIPLE COMPUTER INTERFACEBACKGROUND OF THE INVENTIONField of the Invention:

5 This invention relates in general to computer network interfaces for interconnecting multiple computers in a network system for access to stored common programs, such as, financial, word processing, etc.

Description of the Relevant Art:

10 The computers are interconnected through each user and the network via a common network allowing immediate access to the shared programs. However, such previously devised network systems access each individual computer separately in a priority manner and delay data access to
15 other computers on the network until the previous function has been performed on the accessed computer. This decreases data processing time as well as delaying access to central files and printing facilities.

 What is needed is a multiple computer interface
20 system which overcomes the problems encountered with previous multiple computer networks. What is also needed is a multiple computer interface which provides immediate and simultaneous loading capacity and access to individual computers on the interconnected network.

25 SUMMARY OF THE INVENTION

 The present invention is a multiple computer interface system connecting multiple computers in a single network or system. The interface is connected through a single bus to a central processing unit or CPU. The CPU
30 operates under a stored control program to control the entire network operating multiple printers and input stations, a memory unit comprised of multiple hard disks and/or tapes, as well as the individual network computer controller. Each of the controllers operates under
35 separate firm ware and a stored program which enables the central processing unit to load each printer, memory device or individual computer with data or receive data therefrom simultaneously after each load operation and continue with programmed instructions while the individual controller is

continuing with its individual operation having recently received instructions from the main or first controller.

In an optional mode, a hard disk may be programmed for each individual controller and sectioned for each controller thereby allowing access from the main CPU for each individual controller and computer on the network. This allows information to be transferred instantaneously from the main CPU to each controller and attached computer. This overcomes many of the problems encountered with previously devised networking systems which only allowed access to each computer rather than immediate loading of multiple computers with the desired information from the central processing unit.

The present system enables a control program to be immediately loaded into a controller's or computer's memory instantaneously before accessing a second computer if necessary. This allows the first computer or input/output device, such as a computer, printer, etc. to proceed with its operation while the remaining system continues in immediate fashion.

BRIEF DESCRIPTION OF THE DRAWING

Embodiments of the invention are described in greater detail hereinafter relative to the drawing in which:

Figure 1 is the block diagram of the first embodiment which is a multiple computer interface; and

Figures 2a and 2b constitute the circuit diagram of the multiple computer system interface (SCSI) controller.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

In Figure 1 reference number 10 depicts a block diagram of a multiple computer interface. Reference number 12 is a multi-wire bus which connects a PC control 14, a print, tape, management control 16, and a main CPU and printer I/O controller 18. Address bus 20 connects a computer system interface (SCSI) controller 22, a computer control 14 and a memory controller 24. A data bus 26 connects a memory controller 24, a print, tape, management control 16, and a main CPU and printer I/O controller 18.

The computer control 14 is a conventional CPU containing, for example, 64K of memory and is capable of sending, receiving and executing instructions from any other CPU on the network. The print, tape, management
5 control 16 is a main CPU which contains, for example, 128K of memory and is also capable of sending, receiving and executing instructions from any other CPU.

The main CPU and I/O controller 18 is a conventional CPU containing, preferably, 64K of memory. The
10 controller CPU 18 arbitrates the entire system, and the transfer of data between the inputs and the outputs of the printers 36.

The controller 22 is a Direct Memory Access (DMA) CPU circuit containing, preferably, 256K of memory plus an
15 interface circuit. A DMA CPU can communicate with any interface circuit and is capable of giving and receiving instructions therebetween. A single DMA is capable of connecting multiple interface circuits to the main CPU 18. The memory 24 is a DMA CPU containing 256K of memory and
20 preferably both a hard disk interface circuit and a tape interface circuit.

The controller 22 is a network gateway for multiple computers 28 allowing access to a common library and thus eliminating the need to pass disks around between various
25 computer operators. The memory controller 24 sends, receives and stores information from the memory 31 which consists of, for example, the hard disk 30 and/or the tape drive 32.

The print, tape, management control 16 receives its
30 information from the system CRT 34 which is the operator command center of the multiple computer interface network.

The main CPU and printer I/O controller 18 controls the input and the output of the printers 36 via commands from the PC control 14.

35 In Figure 2a reference number 22 depicts a circuit diagram of the computer system interface (SCSI) controller 22. In this circuit diagram a multi-wire bus 38 interconnects an inverter 40, an analog to digital

converter 42, inverters 44, and 46, a transceiver 48, and an inverter 50.

The inverter 40 outputs to a demultiplexer 52 containing multiple outputs indicated by reference numbers 5 54 and 56. The analog to digital converter 42 selects the clock speed for the DMA transfer by outputting to an inverter 58 which in turn supplies the input to a NOR gate 60. The NOR gate 60 supplies the input for an OR gate 62 which in turn outputs to the transceiver 48. The inverters 10 46 output to an AND gate 64. The output of the AND gate 64 supplies a second input to the OR gate 62.

The transceiver 48 outputs to a flipflop 66 which supplies multiple inputs for an address decoder 68. The clock pulse of flipflop 56 is generated by the output of 15 the NOR gate 70. The NOR gate 70 shares an input with a second NOR gate 72. Flipflop 66 also outputs to a multiplexer 74 which in turn outputs to RAM controllers 76 and 78 which address the DMA RAM array via outputs 80 and 82.

20 Transceiver 48 also outputs to address decoder 84. Address decoder 84 has a plurality of outputs, one of which is labeled reference number 86 and another of which is connected to the inverter circuit 88 to control user identification. Both OR gate 90 and address decoder 68 25 output to OR gate 94. In addition, OR gate 94 connects to the output of OR gate 72 labeled 96.

As shown in Figure 2b, reference number 96 supplies the input to decoder 98 and to driver 100. Reference number 86, also, is the input for the demultiplexer 102. 30 The demultiplexer 102 outputs to the memory 104. The input for the memory 104 is supplied by inputs 80 and 82. The memory 104 outputs to a decoder 106 which contains multiple outputs, and also to driver 100. The memory 104 also connects to a NOR arrangement 110. The input to the NOR 35 arrangement 110 is supplied by the demultiplexer 112.

The output of the inverter 40 in Figure 2a supplies the input 41 for the OR gate arrangement 114. OR gate 114 outputs to AND gate 116 which in turn outputs to the

demultiplexer 112. Also connected to OR gate 114 is a standard gate 118.

The preset for gate 118 is generated by OR gate 120. The clear signal for gate 118 is generated by gate 5 122. The clear signal for gate 122 is generated by OR gate 124. Inverter 126 supplies inputs to OR gate 124.

Demultiplexer 112 supplies an input to OR gate 128 which in turn outputs to the delay line control 130. The delay control 130 supplies one input to AND gate 132 while 10 a conventional gate 134 supplies another input to AND gate 132. The output of OR gate 136 connects to gate 134, while the input of OR gate 136 is supplied by a standard gate 138. Demultiplexer 112 also outputs to drivers 100 which in turn supply multiple inputs to the 16 bit SCSI processor 15 140.

In summary, there has been disclosed a unique computer interface network which allows instantaneous transfer of information to multiple computers attached to the network. This enables information to be transferred 20 between the central CPU to any other computers or peripheral devices attached to the network and while such device is performing its program task, other information can be transferred to additional devices on the network. This overcomes previous network systems which required each 25 data transfer to a particular device to be completed before the next data transfer on the network was started.

What Is Claimed Is:

1 1. A multiple computer interface for connecting a
2 plurality of central processing units, memory and I/O
3 devices comprising:
4 a first central processing unit operating under
5 stored program;
6 a first memory means operably connected to the
7 first central processing unit for storing control and data
8 information with the first central processing unit and
9 individual multiple computers and individual input and
10 output devices;
11 first input means operably connected to the first
12 central processing unit for inputting data into the first
13 central processing unit;
14 memory address and data means interconnecting the
15 first central processing unit with a plurality of
16 individual central processing units and the I/O devices;
17 and
18 bus means for connecting the first central
19 processing unit, the memory means, the I/O devices and a
20 plurality of central processing units to allow independent
21 access between each of said devices and the first central
22 processing unit.

1 2. The interface of Claim 1 further including
2 means operably connected to the first central processing
3 unit for controlling the operation of a plurality of
4 printing means.

1 3. The interface of Claim 1 further including bus
2 means for interconnecting the plurality of central
3 processing units, memory means, printer means and I/O
4 devices.

1 4. The interface of Claim 1 further including:
2 a plurality of parallel connections between the
3 first central processing unit and each of the peripheral
4 devices and central processing units allowing direct access

5 to each central processing unit and device from the first
6 central processing unit.

1 5. The interface of Claim 1 wherein:
2 the memory means includes memory storage locations
3 sectioned for each peripheral central processing unit
4 connected to the network and each peripheral I/O device.

AMENDED CLAIMS

[received by the International Bureau on 8 November 1988 (08.11.88)
original claims 1-5 cancelled; new claims 6-8 added (2 pages)]

1. (Cancel)

2. (Cancel)

3. (Cancel)

4. (Cancel)

5. (Cancel)

1 6. (New) A multiple computer interface for
2 connecting a plurality of peripheral central processing
3 units with a data communication network, the network
4 including a management control processing unit, a main
5 memory and an I/O controller central processing unit, the
6 multiple computer interface comprising:
7 a first controller central processing unit
8 connected to the plurality of peripheral central processing
9 units for controlling data transferred to and from the
10 plurality of peripheral central processing units;
11 a second control central processing unit, connected
12 to the first controller central processing unit and having
13 a memory and operating a stored control program, for
14 controlling transfer of data between the first controller
15 central processing unit and the main memory; and
16 data communication bus means connected between the
17 first controller central processing unit, the second
18 control central processing unit and the main memory for
19 data transferred therebetween.

1 7. (New) The multiple computer interface of claim
2 6 wherein the data communication bus means connects the
3 second control central processing unit, the management
4 control central processing unit and the I/O controller.

1 8. (New) The multiple computer interface of claim
2 6 wherein:

3 the first controller central processing unit
4 includes a direct access memory means including memory
5 locations associated with each peripheral central
6 processing unit.




FIG-1

SUBSTITUTE SHEET





FIG-2A




SUBSTITUTE SHEET

FIG-2B

INTERNATIONAL SEARCH REPORT

International Application No. PCT/US88/02213

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ⁶		
According to International Patent Classification (IPC) or to both National Classification and IPC IPC (4): G06F 15/16 US. CL. 364/200		
II. FIELDS SEARCHED		
Minimum Documentation Searched ⁷		
Classification System	Classification Symbols	
U.S.	364/200 MS FILE	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched ⁸		
III. DOCUMENTS CONSIDERED TO BE RELEVANT ⁹		
Category *	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³
A	US, A, 4,484,273 (STIFFLER et al.) 20 November 1984 See Abstract and Fig. 1	1
A	US, A, 4,608,631 (STIFFLER et al.) 26 August 1986 See Abstract and Fig. 1	1
A	US, A, 4,631,667 (ZULIAN et al.) 23 December 1986 See Abstract	1
<p>⁹ Special categories of cited documents: ¹⁰</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&" document member of the same patent family</p>		
IV. CERTIFICATION		
Date of the Actual Completion of the International Search		Date of Mailing of this International Search Report
5 August 1988		26 SEP 1988
International Searching Authority		Signature of Authorized Officer
ISA/US		 R. B. Lache