



(51) International Patent Classification:

H03F 3/187 (2006.01) *H03F 3/45* (2006.01)
H03F 3/213 (2006.01) *H03F 1/30* (2006.01)
H03F 1/02 (2006.01)

(21) International Application Number:

PCT/US2018/029752

(22) International Filing Date:

27 April 2018 (27.04.2018)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

15/582,233 28 April 2017 (28.04.2017) US

(71) Applicant: **CIRRUS LOGIC INTERNATIONAL SEMICONDUCTOR, LTD.** [GB/GB]; 7B Nightingale Way, Quartermile, Edinburgh EH3 9EG (GB).

(72) Inventor; and

(71) Applicant (*for US only*): **MACKAY, Graeme Gordon** [GB/US]; 1502 Newning Avenue, Austin, Texas 78704 (US).

(72) Inventors: **ZHU, Lei**; 4925 Pyrenees Pass, Austin, Texas 78738 (US). **HE, Ku**; 5200 N. Lamar Blvd., Building O, #0203, Austin, Texas 78751 (US). **PARUPALLI, Vamsikrishna**; 12304 Cardinal Flower Dr., Austin, Texas 78739 (US).

(74) Agent: **PREWITT, Brian K.** et al.; JACKSON WALKER L.L.P., 100 Congress Avenue, Suite 1100, Austin, Texas 78701 (US).

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ,

(54) Title: AMPLIFIER OFFSET CANCELLATION USING AMPLIFIER SUPPLY VOLTAGE




FIG. 2

(57) Abstract: In accordance with embodiments of the present disclosure, a method for power supply rejection for an amplifier may include generating a correction signal by multiplying a quantity indicative of a power supply voltage of the amplifier by a transfer function defining a response from the power supply voltage of the amplifier to an output signal of the amplifier and subtracting the correction signal from a signal within a signal path of a circuit comprising the amplifier.

OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA,
SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*

AMPLIFIER OFFSET CANCELLATION USING AMPLIFIER SUPPLY VOLTAGE

FIELD OF DISCLOSURE

5 The present disclosure relates in general to circuits for audio devices, including without limitation personal audio devices such as wireless telephones and media players, and more specifically, to cancelling amplifier offset by applying a transfer function to an amplifier supply voltage.

10 BACKGROUND

 Personal audio devices, including wireless telephones, such as mobile/cellular telephones, cordless telephones, mp3 players, and other consumer audio devices, are in widespread use. Such personal audio devices may include circuitry for driving a pair of headphones or one or more speakers. Such circuitry often includes a power amplifier for
15 driving an audio output signal to headphones or speakers. Oftentimes, such power amplifier is implemented using, in addition to other circuit elements (e.g., operational amplifiers, etc.), impedances (e.g., electrical resistances) to set a gain of the power amplifier. However, mismatches among such resistors may lead to the amplifier having an offset that is applied to the signal to be amplified, and such offset may also be
20 amplified by the amplifier itself, further exacerbating the presence of offset.

SUMMARY

 In accordance with the teachings of the present disclosure, one or more disadvantages and problems associated with existing approaches to implementation of
25 amplifiers may be reduced or eliminated.

 In accordance with embodiments of the present disclosure, a method for power supply rejection for an amplifier may include generating a correction signal by multiplying a quantity indicative of a power supply voltage of the amplifier by a transfer function defining a response from the power supply voltage of the amplifier to an output
30 signal of the amplifier and subtracting the correction signal from a signal within a signal path of a circuit comprising the amplifier.

In accordance with these and other embodiments of the present disclosure, a system for power supply rejection for an amplifier may include an input configured to receive a quantity indicative of a power supply voltage of the amplifier and control logic configured to generate a correction signal by multiplying the quantity indicative of the power supply voltage by a transfer function defining a response from the power supply voltage of the amplifier to an output signal of the amplifier and subtract the correction signal from a signal within a signal path of a circuit comprising the amplifier.

Technical advantages of the present disclosure may be readily apparent to one skilled in the art from the figures, description and claims included herein. The objects and advantages of the embodiments will be realized and achieved at least by the elements, features, and combinations particularly pointed out in the claims.

It is to be understood that both the foregoing general description and the following detailed description are examples and explanatory and are not restrictive of the claims set forth in this disclosure.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the present embodiments and advantages thereof may be acquired by referring to the following description taken in conjunction with the accompanying drawings, in which like reference numbers indicate like features, and wherein:

FIGURE 1 is an illustration of an example personal audio device, in accordance with embodiments of the present disclosure;

FIGURE 2 is a block diagram of selected components of an example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure;

FIGURE 3 is a block diagram of selected components of another example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure;

FIGURE 4 is a block diagram of selected components of another example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure;

FIGURE 5 is a block diagram of selected components of another example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure;

FIGURE 6 is a block diagram of selected components of another example audio integrated circuit of a personal audio device, in accordance with embodiments of the present disclosure;

FIGURE 7 is a block diagram of selected components of an example circuit for amplifying and converting an analog input signal into a digital output signal, in accordance with embodiments of the present disclosure;

FIGURE 8 is a block diagram of selected components of another example circuit for amplifying and converting an analog input signal into a digital output signal, in accordance with embodiments of the present disclosure; and

FIGURE 9 is a block diagram of selected components of another example circuit for amplifying and converting an analog input signal into a digital output signal, in accordance with embodiments of the present disclosure.

DETAILED DESCRIPTION

In accordance with embodiments of the present disclosure, an integrated circuit for use in an audio device, such as a personal audio device (e.g., mobile telephone, portable music player, tablet computer, personal digital assistant, etc.), may include a signal path having a digital path portion (e.g., an audio compressor) and an analog path portion (e.g., an audio expander). The analog path portion may include a TCFC amplifier to receive an analog signal generated by the digital path portion and apply a gain to the analog signal to generate an output signal, wherein said output signal may be communicated to a loudspeaker for playback and/or to other circuitry for processing.

The integrated circuit described above may be used in any suitable system, device, or apparatus, including without limitation, a personal audio device. FIGURE 1 is an illustration of an example personal audio device 1, in accordance with embodiments of the present disclosure. FIGURE 1 depicts personal audio device 1 coupled to a headset 3 in the form of a pair of earbud speakers 8A and 8B. Headset 3 depicted in FIGURE 1 is merely an example, and it is understood that personal audio device 1 may be used in

connection with a variety of audio transducers, including without limitation, headphones, earbuds, in-ear earphones, and external speakers. A plug 4 may provide for connection of headset 3 to an electrical terminal of personal audio device 1. Personal audio device 1 may provide a display to a user and receive user input using a touch screen 2, or
5 alternatively, a standard liquid crystal display (LCD) may be combined with various buttons, sliders, and/or dials disposed on the face and/or sides of personal audio device 1. As also shown in FIGURE 1, personal audio device 1 may include an audio integrated circuit (IC) 9 for generating an analog audio signal for transmission to headset 3 and/or another audio transducer.

10 FIGURE 2 is a block diagram of selected components of an example audio IC 9A of a personal audio device, in accordance with embodiments of the present disclosure. In some embodiments, example audio IC 9A may be used to implement audio IC 9 of FIGURE 1. As shown in FIGURE 2, a microcontroller core 18 may supply a digital audio input signal DIG_IN to a combiner 24 which may subtract a digital correction
15 signal CORR from digital audio input signal DIG_IN to generate a corrected digital audio input signal. Such corrected digital audio input signal may be received by a digital-to-analog converter (DAC) 14, which may convert the digital audio input signal to an intermediate analog signal V_{IN} .

DAC 14 may supply intermediate analog signal V_{IN} to an amplifier 16 which may
20 amplify or attenuate audio input signal V_{IN} in conformity with a gain to provide an audio output signal V_{OUT} , which may operate a speaker, headphone transducer, a line level signal output, and/or other suitable output. Amplifier 16 may comprise an operational amplifier 22, input resistors 28, and feedback resistors 30 coupled together as shown in FIGURE 2. Amplifier 16 may include any suitable circuit for amplifying an electrical
25 signal, including without limitation a Class-AB amplifier, a Class-D amplifier, a Class-G amplifier, a Class-H amplifier, or any suitable combination thereof.

The resistances of input resistors 28 and feedback resistors 30 may set a gain for amplifier 16. Although resistors 28 and 30 are depicted in FIGURE 2 as having fixed resistances for the purpose of descriptive clarity, in some embodiments, resistors 28
30 and/or resistors 30 may have variable, controllable resistances which may be varied to control a variable gain of amplifier 16. Due to mismatches among resistors 28 and/or

resistors 30, an offset may be created at the input terminals of operational amplifier 22 in the absence of control circuitry for cancelling such offset. Such offset may be cancelled by offset correction control circuit 20A, as described in greater detail below.

As depicted in FIGURE 2, amplifier 16 may be supplied electrical energy from signal-variant power supply 10. Signal-variant power supply 10 may output a variable supply voltage V_{SUPPLY} based on one or more control signals VOLTAGE CONTROL communicated from supply voltage control circuit 21, as described in greater detail below. Supply voltage V_{SUPPLY} output by signal-variant power supply 10 may be selected from a plurality of discrete voltages (e.g., as in a Class-G amplifier), or may include an infinite number of voltages between a minimum and maximum voltage (e.g., as in a Class-H amplifier). Signal-variant power supply 10 may comprise any suitable power supply for supplying electrical energy to a load, including without limitation, a boost converter power supply, a buck converter power supply, a buck-boost converter power supply, and a linear power supply.

Supply voltage control circuit 21 may include an input for receiving digital audio input signal DIG_IN (or a signal derived therefrom) and an output for outputting at least one control signal (e.g., VOLTAGE CONTROL) for controlling the power supply level of signal-variant power supply 10. Supply voltage control circuit 21 may be configured to monitor digital audio input signal DIG_IN (or a signal derived therefrom) and based thereon, set a power supply level of signal-variant power supply 10 and output the at least one control signal (e.g., VOLTAGE CONTROL) to control the power supply voltage V_{SUPPLY} . In some embodiments, the at least one control signal (e.g., VOLTAGE CONTROL) may set power supply voltage V_{SUPPLY} generated by signal-variant power supply 10 to satisfy one or more requirements for amplifier 16. Such requirements may include any suitable requirements for amplifier 16 or audio output signal V_{OUT} generated by amplifier 16, including without limitation an acceptable distortion level, an acceptable noise level, a required voltage supply headroom, a frequency range, and/or any other suitable requirement.

To cancel offset of amplifier 16, offset correction control circuit 20A may receive a quantity indicative of a power supply voltage V_{SUPPLY} (e.g., power supply voltage V_{SUPPLY} itself or another signal indicative of power supply voltage V_{SUPPLY} such as a

digital signal generated from power supply voltage V_{SUPPLY}) and generate a correction signal CORR by multiplying the quantity indicative of power supply voltage V_{SUPPLY} by a transfer function $F(z)$ defining a response from power supply voltage V_{SUPPLY} of amplifier 16 to an output signal (e.g., audio output signal V_{OUT}) of amplifier 16. For example, because power supply voltage V_{SUPPLY} is in the analog domain, offset correction control circuit 20A may include analog-to-digital converter (ADC) 26 in order to convert power supply voltage V_{SUPPLY} into an equivalent digital signal, and may include transfer function block 29 to multiply transfer function $F(z)$ by the equivalent digital signal of power supply voltage V_{SUPPLY} to generate correction signal CORR. As noted above, combiner 24 may subtract correction signal CORR from digital audio input signal DIG_IN to generate a corrected digital audio input signal, effectively cancelling (at least in part) offset present in amplifier 16. Although FIGURE 2 depicts the subtraction of correction signal CORR from digital audio input signal DIG_IN to generate a corrected digital audio input signal, such correction signal may be subtracted from any suitable signal within the signal path of audio IC 9A in order to cancel offset present in amplifier 16.

Although FIGURE 2 depicts offset cancellation by using a digital equivalent of the actual power supply voltage V_{SUPPLY} , in some embodiments, an offset correction control circuit may use a predicted estimate of power supply voltage V_{SUPPLY} based on an input signal (e.g., digital audio input signal DIG_IN) of the signal path. FIGURE 3 is a block diagram of selected components of another example audio integrated circuit 9B of a personal audio device, in accordance with embodiments of the present disclosure. In some embodiments, example audio IC 9B may be used to implement audio IC 9 of FIGURE 1. Example audio IC 9B of FIGURE 3 may be similar in many respects to example audio IC 9A of FIGURE 2. Accordingly, the discussion of FIGURE 3 below may be focused on the substantial differences between example audio IC 9B and example audio IC 9A. Most notably, example audio IC 9B may include offset correction control circuit 20B in lieu of offset correction control circuit 20A of example audio IC 9A. Offset correction control circuit 20B may include a predictor block 32 to receive digital audio input signal DIG_IN (or another signal derived therefrom) and predict an estimate of power supply voltage V_{SUPPLY} that may be set by supply voltage control circuit 21 in

response to digital audio input signal DIG_IN. Such predicted estimate of power supply voltage V_{SUPPLY} may be processed by transfer function block 29 to multiply transfer function $F(z)$ by the predicted estimate of power supply voltage V_{SUPPLY} to generate correction signal CORR.

5 Although FIGURES 2 and 3 depict offset cancellation by subtracting a correction signal in the digital domain of a signal path, in some embodiments, an offset correction control circuit may generate a correction signal that is subtracted from a signal within an analog portion of a signal path. FIGURE 4 is a block diagram of selected components of another example audio integrated circuit 9C of a personal audio device, in accordance
10 with embodiments of the present disclosure. In some embodiments, example audio IC 9C may be used to implement audio IC 9 of FIGURE 1. Example audio IC 9C of FIGURE 4 may be similar in many respects to example audio IC 9A of FIGURE 2 and example audio IC 9B of FIGURE 3. Accordingly, the discussion of FIGURE 4 below may be focused on the substantial differences between example audio IC 9C on the one hand and
15 example audio IC 9A and example audio IC 9B on the other hand. Most notably, example audio IC 9C may include offset correction control circuit 20C in lieu of either offset correction control circuit 20A of example audio IC 9A and offset correction control circuit 20B of example audio IC 9B, and may exclude combiner 24. Offset correction control circuit 20C may include ADC 26 in order to convert power supply voltage
20 V_{SUPPLY} into an equivalent digital signal, and may include impedance control block 34 to control a differential variable impedance comprising resistors 36 (one having resistance $R + \Delta R$ and one having resistance $R - \Delta R$) coupled between power supply voltage V_{SUPPLY} and each of the differential inputs of operational amplifier 22. In operation, impedance control block 34 may control the ΔR components of resistors 36 such that the variable
25 impedance may apply to power supply voltage V_{SUPPLY} a transfer function defining a response from power supply voltage V_{SUPPLY} of amplifier 16 to an output signal (e.g., audio output signal V_{OUT}) of amplifier 16, thus generating an analog correction signal to the differential inputs of operational amplifier 22 to cancel (at least in part) offset within amplifier 16.

30 FIGURE 5 is a block diagram of selected components of another example audio integrated circuit 9D of a personal audio device, in accordance with embodiments of the

present disclosure. In some embodiments, example audio IC 9D may be used to implement audio IC 9 of FIGURE 1. Example audio IC 9D of FIGURE 5 may be similar in many respects to example audio IC 9A of FIGURE 2, example audio IC 9B of FIGURE 3, and example audio IC 9C of FIGURE 4. Accordingly, the discussion of
5 FIGURE 5 below may be focused on the substantial differences between example audio IC 9D on the one hand and example audio IC 9A, example audio IC 9B, and example audio IC 9C on the other hand. Most notably, example audio IC 9D may include offset correction control circuit 20E in lieu of offset correction control circuit 20C of example audio IC 9C. Offset correction control circuit 20E may include ADC 26 in order to
10 convert power supply voltage V_{SUPPLY} into an equivalent digital signal, and may and may include transfer function block 29A to multiply transfer function $F_1(z)$ by the equivalent digital signal of power supply voltage V_{SUPPLY} to generate digital gain signal GAIN. A multiplying DAC 25 may multiply power supply voltage V_{SUPPLY} by digital gain signal GAIN to generate offset signals applied to each of the differential inputs of operational
15 amplifier 22. In operation, the combination of transfer function $F_1(z)$ and multiplying DAC 25 may be effectively approximately equal to transfer function $F(z)$, thus generating an analog correction signal to the differential inputs of operational amplifier 22 to cancel (at least in part) offset within amplifier 16.

Although FIGURES 2-5 depict offset cancellation by subtracting a correction
20 signal from the input side of amplifier 16, in some embodiments, an offset correction control circuit may generate a correction signal that is subtracted from a signal on the output side of amplifier 16. As shown in FIGURE 6, circuit 50 may include an amplifier 16 for receiving analog input signal V_i and generating an intermediate analog signal V_o . As shown in FIGURE 6, amplifier 16 of circuit 50 may be similar or identical to amplifier
25 16 depicted in FIGURES 2-5. An ADC 52 may receive the intermediate analog signal V_o and convert it to a digital equivalent signal DIG_INT. A combiner 54 may subtract a digital correction signal CORR from digital signal DIG_INT to generate a digital output signal DIG_OUT.

To cancel offset of amplifier 16, circuit 50 may include an offset correction
30 control circuit 20A similar or identical to that depicted in FIGURE 2. In circuit 50, offset control circuit 20A may receive a quantity indicative of a power supply voltage V_{SUPPLY}

(e.g., power supply voltage V_{SUPPLY} itself or another signal indicative of power supply voltage V_{SUPPLY} such as a digital signal generated from power supply voltage V_{SUPPLY}) and generate a correction signal CORR by multiplying the quantity indicative of power supply voltage V_{SUPPLY} by a transfer function $F(z)$ defining a response from power supply voltage V_{SUPPLY} of amplifier 16 to an output signal (e.g., intermediate analog signal V_O) of amplifier 16. As noted above, combiner 54 may subtract correction signal CORR from digital signal DIG_INT to generate digital output signal DIG_OUT, effectively cancelling (at least in part) offset present in amplifier 16.

Although FIGURE 6 depicts offset cancellation by subtracting a correction signal in the digital domain of a signal path, in some embodiments, an offset correction control circuit may generate a correction signal that is subtracted from a signal within an analog portion of a signal path. FIGURE 7 is a block diagram of selected components of an example circuit 60 for amplifying and converting an analog input signal V_I into a digital output signal DIG_OUT, in accordance with embodiments of the present disclosure.

Example audio circuit 60 of FIGURE 7 may be similar in many respects to example audio circuit 50 of FIGURE 6. Accordingly, the discussion of FIGURE 7 below may be focused on the substantial differences between example circuit 60 and example circuit 50. Most notably, example circuit 60 may include offset correction control circuit 20C in lieu of offset correction control circuit 20A of example circuit 50, and may exclude combiner 54. Offset correction control circuit 20C may be similar or identical to offset correction control circuit 20C of FIGURE 4 and thus may comprise a ADC 26 and an impedance control block 34 to control a differential variable impedance comprising resistors 36 (one having resistance $R + \Delta R$ and one having resistance $R - \Delta R$) coupled between power supply voltage V_{SUPPLY} and each of the differential inputs of operational amplifier 22. In operation, impedance control block 34 may control the ΔR components of resistors 36 such that the variable impedance may apply to power supply voltage V_{SUPPLY} a transfer function defining a response from power supply voltage V_{SUPPLY} of amplifier 16 to an output signal (e.g., audio output signal V_{OUT}) of amplifier 16, thus generating an analog correction signal to the differential inputs of operational amplifier 22 to cancel (at least in part) offset within amplifier 16.

FIGURE 8 is a block diagram of selected components of an example circuit 70 for amplifying and converting an analog input signal V_I into a digital output signal DIG_OUT, in accordance with embodiments of the present disclosure. Example circuit 70 of FIGURE 8 may be similar in many respects to example circuit 60 of FIGURE 7.

5 Accordingly, the discussion of FIGURE 8 below may be focused on the substantial differences between example circuit 70 and example circuit 60. Most notably, example circuit 70 may include offset correction control circuit 20D in lieu of offset correction control circuit 20C of example circuit 60. Offset correction control circuit 20D is similar in many respects to offset correction control circuit 20C, except that offset correction

10 control circuit 20D also includes a switch control block 35. In operation, impedance control block 34 may control an impedance 42 of a voltage divider of supply voltage V_{SUPPLY} and switch control block 35 may control switches 40 for selectively coupling resistors 38 with fixed resistance R to a respective polarity input of operational amplifier 22. Thus, offset correction control circuit 20D may generate an offset correction by

15 enabling one of the switched resistors 38 based on a polarity of a measured offset, and controlling a resistance of impedance 42 to set a magnitude for the offset.

FIGURE 9 is a block diagram of selected components of an example circuit 80 for amplifying and converting an analog input signal V_I into a digital output signal DIG_OUT, in accordance with embodiments of the present disclosure. Example audio

20 circuit 80 of FIGURE 9 may be similar in many respects to example audio circuit 60 of FIGURE 7. Accordingly, the discussion of FIGURE 9 below may be focused on the substantial differences between example circuit 80 and example circuit 60. Most notably, Most notably, example circuit 80 may include offset correction control circuit 20E in lieu of offset correction control circuit 20C of example circuit 60. Offset correction control

25 circuit 20E may be similar in many respects to offset correction control circuit 20E, depicted in FIGURE 5. Offset correction control circuit 20E may include ADC 26 in order to convert power supply voltage V_{SUPPLY} into an equivalent digital signal, and may and may include transfer function block 29A to multiply transfer function $F_1(z)$ by the equivalent digital signal of power supply voltage V_{SUPPLY} to generate digital gain signal

30 GAIN. A multiplying DAC 25 may multiply power supply voltage V_{SUPPLY} by digital gain signal GAIN to generate offset signals applied to each of the differential inputs of

operational amplifier 22. In operation, the combination of transfer function $F_1(z)$ and multiplying DAC 25 may be effectively approximately equal to transfer function $F(z)$, thus generating an analog correction signal to the differential inputs of operational amplifier 22 to cancel (at least in part) offset within amplifier 16.

5 This disclosure encompasses all changes, substitutions, variations, alterations, and modifications to the exemplary embodiments herein that a person having ordinary skill in the art would comprehend. Similarly, where appropriate, the appended claims encompass all changes, substitutions, variations, alterations, and modifications to the exemplary embodiments herein that a person having ordinary skill in the art would comprehend.

10 Moreover, reference in the appended claims to an apparatus or system or a component of an apparatus or system being adapted to, arranged to, capable of, configured to, enabled to, operable to, or operative to perform a particular function encompasses that apparatus, system, or component, whether or not it or that particular function is activated, turned on, or unlocked, as long as that apparatus, system, or component is so adapted, arranged,

15 capable, configured, enabled, operable, or operative.

 All examples and conditional language recited herein are intended for pedagogical objects to aid the reader in understanding the invention and the concepts contributed by the inventor to furthering the art, and are construed as being without limitation to such specifically recited examples and conditions. Although embodiments of the present

20 inventions have been described in detail, it should be understood that various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the disclosure.

WHAT IS CLAIMED IS:

1. A method for power supply rejection for an amplifier, comprising:
generating a correction signal by multiplying a quantity indicative of a power
supply voltage of the amplifier by a transfer function defining a response from the power
supply voltage of the amplifier to an output signal of the amplifier; and
5 subtracting the correction signal from a signal within a signal path of a circuit
comprising the amplifier.
2. The method of Claim 1, wherein the amplifier comprises an audio
10 amplifier.
3. The method of Claim 1, wherein subtracting the correction signal from the
signal comprises subtracting the correction signal from an analog signal within an analog
domain of the signal path.
15
4. The method of Claim 3, wherein the correction signal is applied through a
multiplying digital-to-analog converter.
5. The method of Claim 1, wherein subtracting the correction signal from the
20 signal comprises subtracting the correction signal from a digital signal within a digital
domain of the signal path.
6. The method of Claim 5, wherein the quantity indicative of the power
supply voltage is a predicted estimate of the power supply voltage based on an input
25 signal of the signal path.
7. The method of Claim 5, wherein subtracting the correction signal
comprises subtracting the correction signal from an input signal of the amplifier.

8. The method of Claim 5, wherein subtracting the correction signal comprises subtracting the correction signal from the output signal of the amplifier.

9. A system for power supply rejection for an amplifier, comprising:
5 an input configured to receive a quantity indicative of a power supply voltage of the amplifier; and
a control circuit configured to:
generate a correction signal by multiplying the quantity indicative of the power supply voltage by a transfer function defining a response from the power supply voltage of the amplifier to an output signal of the amplifier; and
10 subtract the correction signal from a signal within a signal path of a circuit comprising the amplifier.

10. The system of Claim 9, wherein the amplifier comprises an audio
15 amplifier.

11. The system of Claim 9, wherein the control circuit is configured to subtract the correction signal from the signal by subtracting the correction signal from an analog signal within an analog domain of the signal path.

12. The system of Claim 11, wherein the control circuit is configured to apply the correction signal through a multiplying digital-to-analog converter.

13. The system of Claim 9, wherein the control circuit is configured to subtract the correction signal from a digital signal within a digital domain of the signal path.

14. The system of Claim 13, wherein the quantity indicative of the power supply voltage is a predicted estimate of the power supply voltage based on an input
30 signal of the signal path.

15. The system of Claim 13, wherein the control circuit is configured to subtract the correction signal from an input signal of the amplifier.

16. The system of Claim 13, wherein the control circuit is configured to
5 subtract the correction signal from the output signal of the amplifier.




FIG. 1

9A





FIG. 2






FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2018/029752

A. CLASSIFICATION OF SUBJECT MATTER

INV. H03F3/187 H03F3/213 H03F1/02 H03F3/45 H03F1/30
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EP0-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2014/266444 A1 (SCOTT BAKER [US] ET AL) 18 September 2014 (2014-09-18) paragraph [0053] - paragraph [0054]; figures 8A,8B paragraph [0058] - paragraph [0063]; figures 10A-12	1-16
X	----- US 6 741 123 B1 (ANDERSEN JACK [US] ET AL) 25 May 2004 (2004-05-25) column 2, line 52 - column 6, line 35; figures 1-3B	1-16
X	----- US 2003/094932 A1 (KNOEDGEN HORST [DE]) 22 May 2003 (2003-05-22) paragraph [0021] - paragraph [0026]; figure 2	1-16
	----- -/--	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

24 July 2018

Date of mailing of the international search report

01/08/2018

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Wienema, David

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2018/029752

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 2 434 643 A2 (AUDERA INTERNAT SALES INC [BB]) 28 March 2012 (2012-03-28) paragraph [0038] - paragraph [0055]; figures 5,6	1-16
X	----- US 2009/289709 A1 (KHOURY JOHN M [US] ET AL) 26 November 2009 (2009-11-26) paragraph [0030] - paragraph [0040]; figures 2A-2D -----	1-16

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2018/029752

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 2014266444	A1	18-09-2014	NONE	

US 6741123	B1	25-05-2004	AT 332588 T	15-07-2006
			AU 2003296449 A1	29-07-2004
			DE 60306685 T2	28-06-2007
			DK 1579570 T3	30-10-2006
			EP 1579570 A2	28-09-2005
			JP 4157098 B2	24-09-2008
			JP 2006512851 A	13-04-2006
			US 6741123 B1	25-05-2004
			US 2004228416 A1	18-11-2004
			WO 2004062089 A2	22-07-2004

US 2003094932	A1	22-05-2003	AT 360280 T	15-05-2007
			DE 60127969 T2	17-01-2008
			EP 1313212 A1	21-05-2003
			US 2003094932 A1	22-05-2003

EP 2434643	A2	28-03-2012	CA 2550502 A1	10-11-2005
			CN 101040434 A	19-09-2007
			EP 1751854 A1	14-02-2007
			EP 2434643 A2	28-03-2012
			HU E029499 T2	28-02-2017
			WO 2005107061 A1	10-11-2005

US 2009289709	A1	26-11-2009	CN 102037642 A	27-04-2011
			DE 112009001227 T5	07-04-2011
			US 2009289708 A1	26-11-2009
			US 2009289709 A1	26-11-2009
			WO 2009142718 A2	26-11-2009
