



(51) International Patent Classification:

G11C 29/00 (2006.01)

(21) International Application Number:

PCT/US2017/040746

(22) International Filing Date:

05 July 2017 (05.07.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

15/225,744 01 August 2016 (01.08.2016) US

(71) Applicant: **QUALCOMM INCORPORATED** [US/US];
ATTN: International IP Administration, 5775 Morehouse
Drive, San Diego, California 92121-1714 (US).

(72) Inventors: **GHOSH, Sonia**; 5775 Morehouse Drive, San
Diego, California 92121 (US). **JUNG, Changho**; 5775
Morehouse Drive, San Diego, California 92121 (US).

(74) Agent: **HALLMAN, Jonathan W.**; Suite 700, 2323 Vic-
tory Avenue, Dallas, Texas 75219 (US).

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ,
CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO,
DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,
HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP,

KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME,
MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ,
OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA,
SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ,
UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ,
TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,
EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,
MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

- with international search report (Art. 21(3))

(54) Title: EFFICIENT SENSE AMPLIFIER SHIFTING FOR MEMORY REDUNDANCY




FIG. 3B

(57) Abstract: A memory includes a plurality of columns and a redundant column. The memory includes a plurality of multiplexers corresponding to the plurality of columns. Depending upon the location of a defect, the multiplexers are configured to select for their corresponding column or an immediately-subsequent column to their corresponding column.

Efficient Sense Amplifier Shifting for Memory Redundancy

Sonia Ghosh and Changho Jung

REFERENCE TO RELATED APPLICATIONS

[0001] This application claims priority to U.S. Patent Application No. 15/225,744 filed August 1, 2016, which is incorporated herein by reference in its entirety.

TECHNICAL FIELD

[0002] This application relates to memories with column redundancy, and more particularly, to a memory with sense amplifier shifting column redundancy having increased density and power efficiency.

BACKGROUND

[0003] Column redundancy allows a memory array to replace a bad column with a redundant column. This redundancy can be performed using the granularity of sense amplifier (SA) shifting or I/O shifting. In both types of memory redundancy, the memory array includes both even and odd columns. To read an even word from the memory, the sense amplifiers in the even columns are enabled. Similarly, just the sense amplifiers in the odd columns are enabled to read an odd word from the memory. With regard to these column types, sense amplifier shifting is denser since just a sense amplifier bitslice is used to replace a defective column, regardless of whether the defective column is even or odd. In contrast, memory redundancy through I/O shifting requires a redundant even column and a redundant odd column. I/O shifting is thus less dense since it requires more redundant columns than sense amplifier shifting memory redundancy schemes.

[0004] Although sense amplifier shifting is advantageously denser, the implementation of a generic redundant column that can be instantiated as either a replacement for a defective even column or for a defective odd column has required complicated control logic. For example, a memory 100 with sense-amplifier shifting is shown in **Figure 1**. Two independent memory arrays or banks are included in memory 100: a bank 1 array and a bank 0 array. Each memory bank has its own set of sense amplifiers 101 for sensing the memory bank's bit lines. In particular, each sense amplifier 101 senses from four corresponding bit lines 102 for its corresponding memory bank. There is thus a 4:1 bit-line multiplexing with regard to each sense amplifier 101 for a given memory bank. After sensing a memory cell within the corresponding memory bank through the 4:1 bit line multiplexing, each sense amplifier 101 drives the corresponding binary bit decision onto a read line 104. The read lines 104 are shared by memory bank 0 and by memory bank 1. The bit lines 102, memory cells in bank 0 and bank 1 as well as the corresponding sense amplifiers 101 and read line 104 are denoted herein as a "column." In other words, a column 135 refers to the structure in any given memory bank to drive a sense amplifier's read line 104. That structure would of course include sense amplifier 101 and the associated bit lines 102 and memory cells coupled to those bit lines 102.

[0005] For illustration clarity, only a single initial column 135 and a subsequent column 135 are demarcated by dotted lines in memory 100. Each column 135 includes four corresponding bit lines 102 in memory bank 0 and memory bank 1. As known in the memory arts, each sense amplifier 101 is configured to respond to a sense enable signal (not illustrated). If the sense enable signal to a given sense amplifier 101 is asserted, that sense amplifier 101 will drive out a bit decision onto its read line 104.

[0006] Memory 100 responds to a read operation by outputting a retrieved word Dout from an output stage 120. Dout is a 32-bit wide retrieved word ranging from a first word bit

Dout[1] to a last word bit Dout[32]. Each word Dout can either be an odd (O) word or an even (E) word depending upon whether it was sensed from odd or even columns. In other words, columns 135 are divided into even (E) and odd (O) columns. An even column includes an even sense amplifier for each memory bank. Similarly, an odd column includes an odd sense amplifier for each memory bank. A first even column and a first odd column correspond to Dout[1], depending upon whether the word is odd or even. Similarly, a second even column and a second odd column correspond to Dout[2], and so on such that a 32nd even column and a 32nd odd column correspond to Dout[32]. Given this odd or even value for each word bit, a first stage of 2:1 multiplexers 125 in output stage 120 enables an 8:1 bit line multiplexing with regard to each word bit.

[0007] Just like the odd and even column pairs, each multiplexer 125 corresponds to a bit position in the word Dout. For example, a first multiplexer 125 corresponds to Dout[1], a second multiplexer 125 corresponds to Dout[2], and so on. Each multiplexer 125 can select between the even and odd columns for its corresponding word bit with regard to its S1 and S2 inputs. For example, an initial multiplexer 125 receives the read line 104 for the first even column 135 at an S2 input and receives the read line 104 for the first odd column at an S1 input. Each multiplexer 125 may thus be considered to receive an odd input and an even input.

[0008] The sense enable signal to sense amplifiers 101 differentiate between even and odd columns and also between banks. The sense enable signal for a given memory bank may thus have a even state that triggers the sensing of the even bits from the even sense amplifiers and have an odd state that triggers the sensing of the odd bits from the odd sense amplifiers. In a default state (no column errors), multiplexers 125 are then controlled to select for their odd or even inputs depending upon whether Dout is an odd or even word.

[0009] Because of the sharing of a single read line 104 across both memory banks, a defect in just the memory bank 1 portion or in just memory bank 0 portion of a given column 135 destroys the usefulness of that even or odd column. Such a defective column is replaced in a sense-amplifier redundancy scheme by a subsequent column for the same odd or even class. To perform this replacement requires a second stage of multiplexers 130 in output stage 120.

[0010] There is one multiplexer 130 for each bit in the output word Dout. Thus, a first multiplexer 130 selects for Dout[1], a second multiplexer 130 selects for Dout[2], and so on. Because of the two stages of 2:1 multiplexing, each multiplexer 130 except for a last multiplexer 130 for Dout[32] can ultimately select from the bit decisions from two even and odd column pairs. A bit decision from the even and odd column pair for a given word bit may be said to be the unshifted bit decision for that output bit's multiplexer 130 as received at an S2 input. For example, a bit decision from the first bit even and odd columns would be an unshifted bit decision for the multiplexer 130 for Dout[1]. In addition, each multiplexer 130 from the first multiplexer 130 through a next-to-last multiplexer 130 has an S1 input for receiving a bit decision from the subsequent bit's even and odd column pair. This bit decision may be denoted as the shifted bit decision. For example, the first multiplexer 130 can select for the bit decision from the second bit even and odd column pair at its S1 input. But there is no subsequent column for the thirty-second bit's even and odd column. The S1 input for this final bit's multiplexer 130 receives a redundant read line 145 from a redundant column 140. Redundant column 140 includes a redundant sense amplifier 105 for each memory bank.

[0011] For example, suppose an even column is defective but an odd word is being read from memory 100. In such a case, each multiplexer 130 is controlled to select for its unshifted input S2. But when an even word is sensed, multiplexers 130 are controlled to

select for either their shifted or unshifted input depending upon their bit position with regard to the defective column. For example, suppose that the defect is in an i th even column, where i is an integer designating the bit position of the column. Multiplexers 130 prior to this bit position perform no shift. But multiplexers 130 corresponding to the i th bit position and onward are controlled to select for their shifted input. Redundant column 140 would then function as the last (thirty-second in this embodiment) even column. Such SA shifting through multiplexers 125 and 230 demands rather complicated control logic. In contrast, I/O shifting control logic is relatively simple.

[0012] There is thus a need in the art for a redundancy scheme that achieves the die savings of sense-amplifier shifting and the control logic simplicity of I/O shifting.

SUMMARY

[0013] An improved column redundancy scheme uses a single redundant column and a plurality of non-generic columns that couple to output latches through 2:1 multiplexers that are configured without dynamic shifting. In other words, the configuration of the 2:1 multiplexers is static and does not depend upon the word type such as even or odd being read from the memory. The columns are arranged in order from a first column to a last column followed by the redundant column. As used herein, a “column” is defined to correspond to a sense amplifier and its corresponding bit lines and associated memory cells. In addition, “column” is understood to include all the necessary structure to drive the column’s read line. The columns are classified into different types corresponding to the different word types that are stored in the resulting memory. For example, a memory may store even and odd words that are sensed by even and odd sense amplifiers in corresponding even and odd columns. But a column type is a broader concept than just even and odd in that a memory may have

any number of word types. The following discussion will thus use the terms “even column” and “odd column” without limitation to the exclusion of additional words types.

[0014] The lack of dynamic shifting means that the 2:1 multiplexers are static: their selection does not change depending upon the word type being read out of the memory regardless of whether the defective column is odd or even. This is quite advantageous in that there are no switching losses in the 2:1 multiplexers. In contrast, conventional sense amplifier shifting schemes would involve dynamic switching in such output multiplexers such that the multiplexers change their selection based upon the word type being read out and the identity (odd or even) of the defective column.

[0015] These and additional advantages may be better appreciated through the following detailed description.

BRIEF DESCRIPTION OF THE DRAWINGS

[0016] Figure 1 is a block diagram of a conventional memory configured to use a sense-amplifier shifting redundancy scheme.

[0017] Figure 2 is a diagram of a memory having just even and odd words configured with an improved column redundancy scheme in accordance with an aspect of the disclosure.

[0018] Figure 3A is a diagram of a memory having four different word types configured with an improved column redundancy scheme in accordance with an aspect of the disclosure. a more detailed view of the memory of Figure 2A for an

[0019] Figure 3B illustrates the memory of Figure 3A including a defective column.

[0020] Figure 4 is a flowchart for a method of sense amplifier shifting in accordance with an aspect of the disclosure.

[0021] Embodiments of the present invention and their advantages are best understood by referring to the detailed description that follows. It should be appreciated that

like reference numerals are used to identify like elements illustrated in one or more of the figures.

DETAILED DESCRIPTION

[0022] Improved column redundancy schemes are provided for memories in which each column within a bank of memory cells has its own read line. The read line carries the bit decision from the column's sense amplifier. The memories may include one or more memory banks. The memory cells within each bank are arranged into rows and columns. Within the columns, there are a plurality of non-generic columns arranged in order from a first non-generic column to a last non-generic column. The last non-generic column is followed by a redundant column. For brevity, the expression "column" without any further clarification will be understood to refer to a non-generic column.

[0023] Each row of memory cells is arranged into at least two words such as even and odd words. In general, there may be more than two words per row. The number of words per rows determines the number of word types. Within the arrangement of columns, the columns are grouped in column bit groups according to the word bits. For example, suppose the word width is sixteen bits. The columns would thus be arranged a from a column bit group for the sixteenth bit through a column bit group for the first bit. Within each column bit groups are the columns for each word type for the corresponding bit. For example, if there are just even and odd words, each column bit group would have one even column and one odd column. More generally, there is a corresponding column in each column bit group for each word type.

[0024] A plurality of two-to-one multiplexers corresponds to the columns on a one-to-one basis. For brevity, the two-to-one multiplexers will also be denoted as just multiplexers herein. Since the columns are arranged from a first column to a last column, the

multiplexers are also arranged from a first multiplexer to a last multiplexer given the one-to-one correspondence between the multiplexers and the columns. Each multiplexer from the first multiplexer through the next-to-last multiplexer is configured to select between the read line of the corresponding column and the read line of the subsequent column. The first multiplexer is thus configured to select between the read line from the first column and the read line of the second column, the second multiplexer is configured to select between the read line of the second column and the read line of the third column, and so on such that the next-to-last multiplexer is configured to select between the read line of the next-to-last column and the read line of the last column. Each multiplexer is thus configured to either select for an unshifted input (the read line of the corresponding column) or for a shifted input (the read line of the subsequent column). The last multiplexer is analogous in that it is configured to select between the read line of the last column (its unshifted input) and the read line of the redundant column (its shifted input).

[0025] A decoder controls each multiplexer responsive to whether one of the columns is defective. Should no column be defective, the decoder controls each multiplexer to select for its unshifted input. Conversely, suppose that the i th column is defective in an embodiment with a plurality of n columns, where i is a positive integer that is less than or equal to n , and where n is plural integer. The decoder would then control the multiplexers from the first multiplexer to the $(i-1)$ th multiplexer to select for their unshifted inputs but control the multiplexers from the i th multiplexers on to select for their shifted inputs. But regardless of whether there are errors or not, the configuration of the multiplexers is static in that it does not change depending upon the word type being read out of the memory. The resulting memory redundancy scheme is thus quite advantageous in that the control logic is simplified and switching losses are minimized. These advantages may be better appreciated with consideration of the following example embodiments.

[0026] A memory 200 shown in **Figure 2** includes a plurality of $(n+1)$ columns ranging from an initial column 201 through a last column 204. A redundant column 220 (which may also be denoted as a spare bitslice) follows last column 204. Each column includes a plurality of memory cells 205 arranged into rows. Redundant column 220 has a matching number of rows of memory cells 205. Memory cells 205 may comprise static random access memory (SRAM) cells in an SRAM embodiment for memory 200. Alternatively, memory cells 205 may comprise dynamic random access memory (DRAM) cells in a DRAM embodiment for memory 200. Memory cells 205 may also comprise FLASH memory cells or fuse memory cells in a read-only embodiment for memory 200.

[0027] In memory 200, memory cells 205 are SRAM cells such that each memory cell couples to two bit lines 280. Memory 200 is configured to store two types of words (even and odd) per row of memory cells 205. The odd words may be referred to as B words whereas the even words may be denoted as A words. Given such a designation, the columns alternate between B columns and A columns. The B columns may also be designated as B bitslices whereas the A columns may be alternatively designated as A bitslices. Each word is $(n+1)$ bits wide. Given this word width, the A and B columns are arranged according to the bit position in their respective words. There is thus a pair (a column bit group) of A and B columns IO< n > for the $(n+1)$ th bit. The column pairs are arranged in bit order such that the column pairs end in a column pair IO<1> for the second-to-last bit and a column pair IO<0> for the zeroth bit.

[0028] Each column includes a sense amplifier 210 for providing a bit decision when a word line (not illustrated) is asserted such that the corresponding memory cell 205 drives its bit value onto the corresponding bit lines 280. Each sense amplifier 210 drives its bit decision from a read operation onto a corresponding read line 290. To effect the column redundancy, memory 200 includes a plurality of 2:1 multiplexers 225 corresponding to the

plurality of columns. There is thus one corresponding multiplexer 225 for each column. Each multiplexer 225 includes a switch S1 and a switch S2. Switch S1 may be denoted as the unshifted switch since it selects for the read line 290 of the corresponding column. But switch S2 may be denoted as the shifted switch since it selects for the read line 290 of the immediately-subsequent column to the corresponding column for the multiplexer 225.

[0029] Note again that the columns are arranged in order from a first column 201 to a last column 204. Each column but for last column 204 will thus have an immediately-subsequent column. For example, a second column 202 is the immediately-subsequent column to first column 201. The immediately-subsequent column to last column 204 is redundant column 220. Thus, the S2 switch in multiplexer 225 for last column 204 selects for the read line 290 from redundant column 220. A decoder 265 controls the configuration of multiplexers 225 with regard to the selection by the S1 and S2 switches through a control signal 295. Each S1 and S2 switch may comprise a transistor switch such as an NMOS transistor or PMOS transistor switch. Should no column be defective, decoder 265 closes each S1 switch and opens each S2 switch. Each multiplexer 225 selects for its unshifted column in such a *non-defective configuration*. Regardless of whether a shift is made or not, the bit decision from each column pair is stored in a corresponding latch 215. For example, a latch 215 stores the bit decision from column pair $IO_{<n>}$, another latch 215 stores the bit decision from column pair $<1>$, and so on.

[0030] But suppose that a column 206 is defective. In that case, a column 207 immediately preceding defective column 206 is the final column that is non-defective in the column order from first column 201. Decoder 265 thus closes the S1 switch and opens the S2 switch in the multiplexers 225 corresponding to first column 201 through final non-defective column 207. Conversely, decoder 265 opens the S1 switch and closes the S2 switch in the multiplexers 225 corresponding to defective column 206 through final column

204. These multiplexers 225 thus select for their shifted column. The functional identity of defective column 206 through final column 205 is effectively shifted to the right by one column. For example, redundant column 220 assumes the function of last column 204. Similarly, last column 204 assumes the function of a second-to-last column 208, and so on.

[0031] Regardless of what type of word is being read from memory 200, the configuration of multiplexers 225 is static. This is quite advantageous as the switching power losses within multiplexers 225 is thus minimized. Memory 200 thus enjoys the density advantages of a traditional sense-amplifier-shifting redundancy scheme without the traditional disadvantages of control complexity or dynamic switching power losses. In one embodiment, multiplexers 225 and decoder 265 may be deemed to form a means for selecting from the read lines 290 to output words from the memory 200, wherein, responsive to the defective column 206, the means is configured to select for the read lines 290 from all the columns except for the defective column 206 and to select for the read line from the redundant column to output a word from the memory

[0032] **Figure 3A** illustrates a portion of a memory 300 in which there are four column types A, B, C, and D corresponding to four different words stored for each row of memory cells (not illustrated). Each column includes 4 pairs of bit lines such that each sense amplifier 210 senses a selected bit line pair through a 4:1 multiplexer 305. Each sense amplifier 210 associates with a 2:1 multiplexer 360 that selects for the sense enable signal for the corresponding sense amplifier 210. The 2:1 multiplexer 225 for each column A through D has an unshifted input S1 that selects for the bit decision from the corresponding column's sense amplifier 210. Similarly, the 2:1 multiplexer 225 for each column A through D has a shifted input S2 that selects for the bit decision from the immediately-subsequent column's sense amplifier 210. In Figure 3A, the shifted inputs S2 are designated by dotted lines since

there are no errors such that no multiplexer 225 selects for its shifted input S2. A redundant column 320 is thus inactive as well.

[0033] In contrast, memory 300 is shown in **Figure 3B** having a defective column 370. Multiplexers 225 from defective column 370 through a last column 375 thus select for their shifted inputs. The unshifted inputs for these multiplexers 225 are thus shown as dotted lines to indicate their inactive status. Redundant column 320 is thus active and performs the function of final column 375.

[0034] A method of operation for memory redundancy will now be discussed with regard to the flowchart of **Figure 4**. The method includes an act 400, for a plurality of columns arranged from a first column to a last column, wherein the last column is followed by a redundant column, of identifying a defective one of the columns; wherein the columns are further arranged from the first column to a final column preceding the defective column and from the defective column to the last column. Referring again to Figure 2, column 206 was an example of the defective column whereas column 207 is an example of the final column preceding the defective column. Column 205 is an example of the first column and column 204 an example of the last column. Finally, redundant column 220 is an example of the redundant column.

[0035] The method further includes an act 405, for a plurality of multiplexers corresponding to the plurality of columns on a one-to-one basis, the plurality of multiplexers being arranged from a first multiplexer corresponding to the first column to a last multiplexer corresponding to the last column, of configuring the first multiplexer through a final multiplexer corresponding to the final column to select for a read line from their corresponding column. Referring again to Figure 2, multiplexers 225 are arranged from a first multiplexer 225 for first column 201 to a last multiplexer 225 for last column 204. Similarly, a multiplexer 225 corresponds to final non-defective column 207. A configuration

by decoder 265 through a command 290 for each multiplexer 225 from first column 205 through final non-defective column 207 to close its S1 switch and open its S2 switch is an example of act 405. Since no errors occur until defective column 206, first column 205 through final non-defective column 207 are not shifted.

[0036] The method also includes an act 410 of configuring a multiplexer corresponding to the defective column through a next-to-last multiplexer corresponding to a next-to-last column to select for a read line from an immediately-subsequent column to their corresponding column. Multiplexer 225 for next-to-last column 208 is an example of the next-to-last multiplexer. Decoder 265 commanding multiplexer 225 for defective column 206 through the next-to-last multiplexer 225 for next-to-last column 208 to open their S1 switch and close their S2 switch through command 290 is an example of act 410.

[0037] In addition, the method includes an act 415 of configuring the last multiplexer to select for a read line from the redundant column. The configuration of multiplexer 225 for last column 204 by decoder 265 to open its S1 switch and to close its S2 switch through command 290 is an example of act 415.

[0038] Finally, the method includes an act 420 of reading words from the memory through the configured multiplexers without changing their configuration. The reading of even and odd words through the configured multiplexers 225 is an example of act 420. The reading of these words does not require any reconfiguration of multiplexers 225 as discussed previously, which advantageously minimizes switching power losses within multiplexers 225.

[0039] Referring again to Figure 2, note that regardless of the selection by multiplexers 225, each multiplexer 225 couples to two different read lines 290. To prevent contention between the corresponding sense amplifiers 210, each sense amplifier 210 may be configured to tri-state its output to the corresponding read line 290 when not sense enabled.

There would thus be a sense enable signal for reading an even word from the A columns and a sense enable signal for reading an odd word from the B columns. When one column (or word) type of sense enable signal is asserted, the sense amplifiers for the remaining column (or word) type is tri-stated. Alternatively, additional multiplexing may be implemented as known in the art. In addition, note that each read line 290 may be shared by another bank of memory cells such as discussed with regard to Figure 1. The disclosed memory redundancy scheme is thus generic to whether the memory contains a plurality of banks and is generic to the number of words stored per row of memory cells.

[0040] As those of some skill in this art will by now appreciate and depending on the particular application at hand, many modifications, substitutions and variations can be made in and to the materials, apparatus, configurations and methods of use of the devices of the present disclosure without departing from the spirit and scope thereof. In light of this, the scope of the present disclosure should not be limited to that of the particular embodiments illustrated and described herein, as they are merely by way of some examples thereof, but rather, should be fully commensurate with that of the claims appended hereafter and their functional equivalents.

CLAIMS

What is claimed is:

1. A memory, comprising:

a plurality of columns arranged from a first column to a last column, wherein each column includes a sense amplifier and a read line, and wherein the sense amplifier is configured to drive the read line with a bit decision for the column;

a redundant column following the last column, wherein the redundant column includes a redundant sense amplifier and a redundant read line, and wherein the redundant sense amplifier is configured to drive the redundant read line with a bit decision for the redundant column;

a plurality of multiplexers corresponding to the plurality of columns, wherein the multiplexers are arranged from a first multiplexer corresponding to the first column through a last multiplexer corresponding to the last column, wherein the first multiplexer through a next-to-last multiplexer in the plurality of multiplexers is each configured to select between the read line from the multiplexer's corresponding column and a read line from an immediately-subsequent column to the multiplexer's corresponding column, and wherein the last multiplexer is configured to select between the read line from the last column and the redundant read line; and

a decoder configured to, responsive to a defect in a defective one of the columns, control the first multiplexer through a final multiplexer before the defective one of the columns to each select for the read line from their corresponding column and to control a multiplexer for the defective column through the next-to-last multiplexer to each select for

the read line from the immediately-subsequent columns to their corresponding column, and to control the last multiplexer to select for the read line from the redundant column.

2. The memory of claim 1, wherein the decoder is further configured to control each multiplexer, responsive to an absence of a defect in each column, to each select for the read line from their corresponding column.
3. The memory of claim 1, wherein the columns *configured to alternate between even columns for storing even words and odd columns for storing odd words*, and wherein the decoder is further configured to maintain static the configuration of the multiplexers while even and odd ones of the words are read from the memory.
4. The memory of claim 3, further comprising a plurality of latches corresponding to the plurality of multiplexers, and wherein each latch is configured to store an output from the corresponding multiplexer.
5. The memory of claim 4, wherein each multiplexer is a 2:1 multiplexer.
6. The memory of claim 1, wherein each multiplexer includes an unshifted switch that is closed when the multiplexer is configured to select for the read line of the corresponding column.
7. The memory of claim 6, wherein each multiplexer from the first multiplexer through the next-to-last multiplexer includes a shifted switch that is closed when the multiplexer is

configured to select for the read line of the immediately-subsequent column to the corresponding column.

8. The memory of claim 1, wherein each column comprises a plurality of static random access memory (SRAM) cells.

9. A method for a memory comprising:

for a plurality of columns arranged from a first column to a last column, wherein the last column is followed by a redundant column, identifying a defective one of the columns, wherein the columns are further arranged from the first column to a final column preceding the defective column and from the defective column to the last column;

for a plurality of multiplexers corresponding to the plurality of columns, the plurality of multiplexers being arranged from a first multiplexer corresponding to the first column to a last multiplexer corresponding to the last column, configuring the first multiplexer through a final one of the multiplexers corresponding to the final column to select for a read line from their corresponding column;

configuring the multiplexer corresponding to the defective column through a next-to-last one of the multiplexers corresponding to a next-to-last one of the columns to each select for a read line from an immediately-subsequent column to their corresponding column;

configuring the last multiplexer to select for a read line from the redundant column;
and

reading words from the memory through the configured multiplexers without changing their configuration.

10. The method of claim 9, wherein each column includes a sense amplifier, and wherein the plurality of columns comprises a plurality of even columns for storing even words and a plurality of odd columns for storing odd word, the method further comprising tri-stating an output from the sense amplifier for each of the odd columns while reading even words from the memory.

11. The method of claim 10, further comprising tri-stating an output from the sense amplifier for each of the even columns while reading odd words from the memory.

12. The method of claim 9, wherein reading words through the configured multiplexers comprises latching an output from each multiplexer.

13. The method of claim 9, wherein reading words through the configured multiplexers comprises retrieving the words from static random access memory (SRAM) cells within each column.

14. The method of claim 13, wherein retrieving the words from the SRAM cells within each column further comprises selecting from a plurality of bit lines in each column.

15. The method of claim 14, wherein the bit line selection in each column comprises a 4:1 bit line multiplexing selection.

16. A memory comprising:
a plurality columns, wherein the columns are arranged in a column order from a first column to a last column, and wherein one of the columns is a defective column;

a plurality of sense amplifiers corresponding to the plurality of columns;

a plurality of read lines corresponding to the plurality of columns, each sense amplifier being configured to drive a bit decision from its column onto its column's read line;

a redundant column following the last column, the redundant column including a redundant sense amplifier for driving a bit decision from the redundant column onto a redundant read line; and

means for selecting from the read lines to output words from the memory, wherein, responsive to the defective column, the means is configured to select for the read lines from all the columns except for the defective column and to select for the read line from the redundant column to output a word from the memory.

17. The memory of claim 16, wherein the columns are arranged into a plurality of column pairs, each column pair including an even column for storing even words and an odd column for storing odd words, and wherein the means is further configured to output the even and odd words from the memory while maintaining the selection of all the read lines from the columns except for the defective column.

18. The memory of claim 16, wherein the plurality of columns include a plurality of static random access memory (SRAM) cells.

19. The memory of claim 16, wherein each column further includes a bit line multiplexer.

20. The memory of claim 19, wherein each bit line multiplexer is a 4:1 bit line multiplexer.




FIG. 1
- PRIOR ART -




FIG. 2




FIG. 3A




FIG. 3B

5/5




FIG. 4

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2017/040746

A. CLASSIFICATION OF SUBJECT MATTER
INV. G11C29/00
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2012/314520 A1 (VOGELSANG THOMAS [US] ET AL) 13 December 2012 (2012-12-13) paragraphs [0004], [0063] - [0080]; figures 7-9,11-12 -----	1-20
X	US 7 216 277 B1 (NGAI TONY K [US] ET AL) 8 May 2007 (2007-05-08) column 3, line 37 - column 5, line 16; figures 1-3 -----	1-20
A	US 6 507 524 B1 (AGRAWAL GHASI [US] ET AL) 14 January 2003 (2003-01-14) column 4, line 49 - line 53; figures 2-4 -----	4,12,15,19,20
A	US 2014/269104 A1 (JUNG CHULMIN [US]) 18 September 2014 (2014-09-18) paragraphs [0012], [0028]; figures 2-3 ----- -/-	5,15,19,20

☒ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

14 September 2017

Date of mailing of the international search report

21/09/2017

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Kontogiannis, K

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2017/040746

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>US 2004/196721 A1 (TERZIOGLU ESIN [US]) 7 October 2004 (2004-10-07) paragraph [0121] -----</p>	10,11

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2017/040746

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2012314520 A1	13-12-2012	US 2012314520 A1 WO 2011106262 A2	13-12-2012 01-09-2011
US 7216277 B1	08-05-2007	NONE	
US 6507524 B1	14-01-2003	NONE	
US 2014269104 A1	18-09-2014	CN 105027220 A EP 2973587 A2 JP 5981070 B2 JP 2016515279 A US 2014269104 A1 WO 2014150548 A2	04-11-2015 20-01-2016 31-08-2016 26-05-2016 18-09-2014 25-09-2014
US 2004196721 A1	07-10-2004	US 2004196721 A1 US 2007183230 A1 US 2008298146 A1	07-10-2004 09-08-2007 04-12-2008