# (19) World Intellectual Property Organization International Bureau



# ) | 1881 | 1888 | 1888 | 1888 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1

#### (43) International Publication Date 10 April 2008 (10.04.2008)

# (10) International Publication Number WO 2008/041249 A1

(51) International Patent Classification:

**H01L 29/423** (2006.01) **H01L 29/40** (2006.01) **H01L 29/778** (2006.01) **H01L 29/417** (2006.01)

(21) International Application Number:

PCT/IT2006/000705

English

(22) International Filing Date: 4 October 2006 (04.10.2006)

(25) Filing Language: English

(26) Publication Language:

(71) Applicant (for all designated States except US): SELEX SISTEMI INTEGRATI S.P.A. [IT/IT]; Via Tiburtina, 1231, I-00131 Roma (IT).

(72) Inventors; and


(75) Inventors/Applicants (for US only): LANZIERI, Claudio [IT/IT]; Via Carlo Arturo Jemolo, 188 scB, I-00156 Roma (IT). LAVAGNA, Simone [IT/IT]; Via Enrico Valperga, 57, I-00149 Roma (IT). PERONI, Marco [IT/IT]; Via Luigi Mancinelli, 60, I-00199 Roma (IT). CETRONIO, Antonio [IT/IT]; Via Fontana Vecchia 4/A, I-00044 Frascati (IT).

- (74) Agents: JORIO, Paolo et al.; c/o Studio Torta S.r.l., Via Viotti, 9, I-10121 Torino (IT).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### **Published:**

with international search report

(54) Title: SINGLE VOLTAGE SUPPLY PSEUDQMORPHIC HIGH ELECTRON MOBILITY TRANSISTOR (PHEMT) POWER DEVICE AND PROCESS FOR MANUFACTURING THE SAME



(57) Abstract: Disclosed herein is a pseudomorphic high electron mobility transistor (PHEMT) power device (1) including a semi-insulating substrate (2); an epitaxial substrate (3) formed on the semi-insulating substrate (2) a contact layer (19). The contact layer (19) includes a lightly doped contact layer (20) formed on the Schottky layer (18), and a highly doped contact layer (21) formed on the lightly doped contact layer (20) and having a doping concentration higher than the lightly doped contact layer (20). The PHEMT power device (1) further includes a- wide recess (23) formed to penetrate the highly doped contact layer (21) and a narrow recess (24) formed in the wide recess (23) to penetrate the lightly doped contact layer (20). The gate electrode (6) is formed in the narrow recess (24) and in Schottky contact with the Schottky layer (18).

- 1 -

SINGLE VOLTAGE SUPPLY PSEUDOMORPHIC HIGH ELECTRON MOBILITY
TRANSISTOR (PHEMT) POWER DEVICE AND PROCESS FOR
MANUFACTURING THE SAME

TECHNICAL FIELD OF THE INVENTION

The present invention relates in general to a power device, and more particularly to a pseudomorphic high electron mobility transistor (PHEMT) power device and to a process for manufacturing the same.

10

15

20

25

30

35

5

## BACKGROUND ART

As is known, pseudomorphic high electron mobility transistors (PHEMTs) are extensively used in wireless communication systems for switching, power and low noise amplifier applications. These transistors find wide market acceptance because of their high RF gain and power added efficiency (PAE) and low noise figure (NF). The excellent properties of these transistors also make them attractive for use in satellite communication systems including direct broadcast satellite television (DBS-TV) and global satellite communication systems. PHEMT technology is also used in high-speed analog and digital IC's such as 2.5-10 Gb/s lightwave communication systems. The higher frequency response of PHEMTs are currently finding use in millimeter wave communications (40 Gb/s) and radar systems.

The increasing market demand for RF power devices with higher and higher performance for communication systems, radar detection, satellite and electronic warfare systems has led the electronics industry to extend the operating frequencies available power devices and technologies. To increase operating frequencies of power devices up millimeter range, several wave key technological features have been proposed including an optimized PHEMT

- 2 -

epitaxial layer structure, an optimized device layout of the unit cell for specific applications, and thin-film technology development adequate for high frequency particular, functions. In the most significant requirement set for the epitaxial layer structure is associated with the condition of ensuring that free electrons in the conductive channel are physically separated from ionized donors. This solution allows for a significant reduction in ionized impurity scattering, enhancing electron mobility and therefore performance improvements over conventional metalsemiconductor field effect transistors (MESFET).

5

10

15

20

25

30

35

Additionally, pseudomorphic high electron mobility transistors PHEMTs usually require a negative gate voltage bias to operate. Therefore, as compared to heterojunction bipolar transistors (HBTs) that use a positive gate voltage, the introduction of such a negative voltage disadvantageously requires a dedicated voltage supply circuit that increases chip complexity and manufacturing costs.

A PHEMT power device capable of operating with a single voltage supply is for example disclosed in US 6,593,603. The PHEMT power device includes an epitaxial substrate including a GaAs buffer layer, an AlGaAs/GaAs superlattice layer, an undoped AlGaAs layer, a first doped silicon layer, a first spacer, an InGaAs electron transit layer, a second spacer, a second doped silicon layer having a different doping concentration from the first doped silicon layer, a lightly doped AlGaAs layer, and an undoped GaAs cap layer stacked sequentially on a semi-insulating GaAs substrate; a source electrode and a drain electrode formed on and in ohmic contact with the undoped GaAs cap layer; and a gate electrode formed on the lightly doped AlGaAs layer to extend through the undoped GaAs cap layer.

- 3 -

#### OBJECT AND SUMMARY OF THE INVENTION

The Applicant has noticed that in order to provide a PHEMT power device operable with a single voltage supply (the drain supply voltage only), it is necessary to optimize the pinch-off voltage that permits to achieve class A operating conditions (drain-to-source current equal to half of the maximum achievable one) while maintaining the gate grounded without any bias.

5

10

15

20

25

30

35

In particular, the Applicant has noticed that an optimized PHEMT power device having excellent linearity and power-added efficiency, thigh breakdown voltage, and capable of operating with a single voltage supply should meet the following requirements: a low knee voltage, a high and uniform transconductance, and a low source-gate capacitance.

In this respect, the Applicant has noticed that even if the PHEMT power device disclosed in US 6,593,603 is operable with a single voltage supply, its performance proves however to be satisfactory only in the C frequency band (4 to 6 GHz), while becomes quite unsatisfactory in the X frequency band (8.0 to 12.0 GHz), and the PHEMT power device is completely unusable in the Ka (K-above) frequency band (18 to 40 GHz).

Therefore, the Applicant has noticed that in order to provide a PHEMT power device operable with a single voltage supply and having also excellent performance in the X frequency band and the Ka frequency band, it is necessary to further optimize the structure of the dedicated epitaxial substrate and, consequently, the device manufacturing process disclosed in US 6,593,603.

The main objective of present invention is therefore to provide a PHEMT power device operable with a single voltage supply, suitable for a satisfactory use in high-frequency digital wireless communications, in particular which may be used to amplify signals up to

- 4 -

40GHz, i.e., for example C frequency band, X frequency band and Ka frequency band, and having a higher linearity, breakdown voltage and power-added efficiency than the PHEMTs in the prior art.

Another objective of present invention is to provide a process for manufacturing this PHEMT power device.

5

10

15

20

25

30

35

These objectives are achieved by the present invention in that it relates to a PHEMT power device and to a process for manufacturing the same, as defined in the appended claims.

The present invention achieves the aforementioned objective by exploiting advances in epitaxial growth technologies of III-V semiconductor heterojunctions, which advances ensure the possibility of engineering the band structure, doping type and level in different regions of semiconductor devices, and by adopting new semiconductor materials with superior characteristics, such as wide band-gap semiconductor, and by properly designing the PHEMT structure. Use of additional degrees of freedom provides opportunity of developing new devices with considerable improvement in RF performance. In particular, present invention achieves the aforementioned objective by introducing an optimized epilayer sequence and a double recessed gate geometry. More in detail, the present invention achieves the aforementioned objective by providing a pseudomorphic high electron mobility transistor (PHEMT) power device including:

a semi-insulating substrate;

an epitaxial substrate formed on the semiinsulating substrate; the epitaxial substrate including a buffer layer, a superlattice layer, a first electron supply layer, a first spacer layer, an electron transit layer, a second spacer layer, a second electron supply

- ;5 -

layer, a Schottky layer, and a contact layer sequentially stacked on the semi-insulating substrate;

source and drain electrodes formed on, and in ohmic contact with the contact layer; and

a gate electrode formed on the Schottky layer to extend through the contact layer;

the PHEMT power device being characterized in that the contact layer includes:

a lightly doped contact layer formed on the Schottky layer;

a highly doped contact layer formed on the lightly doped contact layer and having a doping concentration higher than the lightly doped contact layer;

the PHEMT power device being further characterized by:

a wide recess formed to penetrate the highly doped contact layer so as to expose a surface of the lightly doped contact layer; and

a narrow recess formed in the wide recess to penetrate the lightly doped contact layer so as to expose a surface of the Schottky layer;

wherein the gate electrode is formed in the narrow recess and in Schottky contact with the Schottky layer to extend from the exposed surface of the Schottky layer through the lightly and highly doped contact layers; and

the source and drain electrodes are formed on, and in ohmic contact with the highly doped contact layer outside the wide recess sp that the wide recess is arranged between the source and drain electrodes.

30

35

5

10

15

20

25

### BRIEF DESCRIPTION OF THE DRAWINGS

For a better understanding of the present invention, preferred embodiments, which are intended purely by way of example and are not to be construed as limiting, will now be described with reference to the

- 6 - .

attached drawings, wherein:

5

10

15

20

25

30

35

 Figure 1 is a sectional view of a PHEMT power device according to an embodiment of the present invention;

• Figure 2 is a sectional view of a PHEMT power device according to another embodiment of the present invention; and

• Figure 3 is a sectional view of the PHEMT power device according to a different embodiment of the present invention.

## DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS OF THE INVENTION

The following discussion is presented to enable a person skilled in the art to make and use the invention. Various modifications to the embodiments will be readily apparent to those skilled in the art, and the generic principles herein may be applied to other embodiments and applications without departing from the spirit and scope of the present invention. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features disclosed herein and defined in the attached claims.

Figure 1 is a sectional view of a PHEMT power device according to an embodiment of the present invention.

The PHEMT power device 1 includes a III-V substrate 2, e.g. a semi-insulating GaAs substrate, a doped epitaxial substrate 3 formed on the semi-insulating GaAs substrate 2, and source, drain and gate electrodes 4, 5 and 6 formed on the epitaxial substrate 3.

In particular, epitaxial substrate 3 comprises an undoped GaAs buffer layer 10; an undoped AlGaAs/GaAs superlattice layer 11; an undoped wide-bandgap AlGaAs layer 12; a first ultra thin doped silicon (pulse)

- 7 -

electron supply (donor) layer 13, a first spacer layer 14, an undoped narrow-bandgap InGaAs electron transit (channel) layer 15, a second spacer layer 16, a second ultra thin silicon doped (pulse) electron supply (donor) layer 17 with a different doping concentration than the first electron supply layer 13, an undoped or lightly doped wide-bandgap Schottky AlGaAs layer 18, and a GaAs (ohmic) contact (cap) layer 19 sequentially stacked on the semi-insulating GaAs substrate 2.

5

10

15

20

25

30

35

In order to lower ohmic contact resistance between GaAs contact layer 19 and source and drain electrodes 4, 5, GaAs contact layer 19 is doped and includes a lower lightly doped GaAs contact layer 20 and an upper highly doped GaAs contact layer 21. In particular, doped GaAs contact layer 19 is approximately 100 nm thick, lightly doped GaAs contact layer 20 is approximately 30 nm thick and is formed to have a doping concentration of approximately  $3 \cdot 10^{17}$  cm<sup>-3</sup>, and highly doped GaAs contact layer 21 is approximately 70 nm thick and is formed to have a doping concentration of approximately 3.5· $10^{18}$  cm<sup>-3</sup>.

Undoped AlGaAs layer 12 is approximately 4 nm thick and contains aluminum (Al) approximately ranging from 22% to 24% by mole ratio, InGaAs electron transit layer 15 is approximately 13-15 nm thick and contains indium (In) ranging approximately from 15% to 20% by mole ratio; and lightly doped AlGaAs layer 18 is approximately 30 nm thick, contains aluminum (Al) approximately ranging from 22% to 24% by mole ratio, and is formed to have a doping concentration ranging approximately from 1.0·10<sup>17</sup> to 3.0·10<sup>17</sup> cm<sup>-3</sup>.

In order to improve transconductance linearity, the first electron supply layer 13 has a lower doping concentration than the second electron supply layer 17. Additionally, in order to have a doping level in the InGaAs electron transit layer 15 approximately ranging

- 8 - ..

from  $1.7 \cdot 10^{12}$  to  $2.7 \cdot 10^{12}$  cm<sup>-2</sup>, first electron supply layer 13 is formed to have a doping level of approximately  $1 \cdot 10^{12}$  cm<sup>-2</sup>, and second electron supply layer 17 is formed to have a doping level of approximately  $5 \cdot 10^{12}$  cm<sup>-2</sup>. Additionally, the first and the second electron supply layers 13, 17 are each approximately 0.5 nm thick.

5

10

15

20

25

30

35

To obtain Ohmic contact an Au/Ge/Ni/Au metallization is deposited on the highly doped GaAs contact layer 21 and subjected to rapid thermal annealing (RTA) to form source and drain electrodes 4, 5 in ohmic contact with the highly doped GaAs contact layer 21.

In order to separate active areas of individual PHEMT power devices, epitaxial substrate 3 may be mesaetched or, preferably, ion implanted using Deuterium or Fluorine high energy ions down to the AlGaAs/GaAs superlattice layer 11.

After these two steps in order to increase the breakdown voltage and maintain the knee voltage low, while preserving high transconductance and high PHEMT gain, thereby improving the PHEMT power characteristics, doped GaAs contact layer 19; is recess etched to form a double recess structure 22 including an upper wide recess 23 formed in the highly doped GaAs contact layer 21 and a lower narrow recess 24 formed in lightly doped GaAs contact layer 20 and partly in lightly doped AlGaAs layer 18. In particular, to form double recess structure 22, highly doped GaAs contact layer 21 between source and drain electrodes 4, 5 is etched to form wide recess 23, and then lightly doped GaAs contact layer 20 is selectively wet etched inside the wide recess 23 down to lightly doped AlGaAs layer 18 to form narrow recess 24. In particular, selective etching is carried out using a ph-controlled and temperature-controlled citric acid and

- 9 -

hydrogen peroxide solution. Additionally, each one of the two etchings are performed by patterning lightly and highly doped GaAs contact layers 20, 21 with positive iline photoresists. Presence of the lightly doped AlGaAs layer 18 ensures etching uniformity even in wet etching performed to form the double recess during the manufacture of the PHEMT power device 1.

5

10

15

20

25

30

35

After formation of double recess 22, gate electrode 6 is then formed in contact with the AlGaAs Schottky layer 18 by evaporating titanium (Ti) and aluminium (Al) on an exposed surface of lightly doped AlGaAs layer 18. In particular, gate electrode 6 extends centrally in double recess 22 from AlGaAs Schottky layer 18 and through both lightly and highly doped lower GaAs contact layers 20, 21 and protrudes outside double recess 22.

A protective insulating layer 25, for example made of silicon nitride  $(Si_3N_4)$ , is then formed, for example by Plasma Enhanced Chemical Vapour Deposition (PECVD), on a surface of the highly doped GaAs contact layer 21 exposed by source, drain and gate electrodes 4, 5, 6.

A Ti/Pt/Au base metal layer 26 is then formed, for example by evaporation, and then layered on source and drain electrodes 4, 5, and an Au layer 27 is then formed, for example by electroplating, on the base metal layer 26. Base metal layer 26 defines an interdiffusion barrier that isolates ohmic contact and prevents gold from diffusing from Au-plated layer 27 to source and gate electrodes 4, 5.

Source and drain electrodes 4, 5 are then connected to respective source and drain pads (not shown) via Auplated airbridges (not shown).

Finally, semi-insulating GaAs substrate 2 is thinned down from an initial thickness of approximately 650  $\mu m$  to a final thickness ranging approximately from 50 to 120  $\mu m$ , and then the PHEMT 1 is back-etched to

- 10 -

form a via-hole 28, which is metallized, including a surrounding area, with a thick Au layer to extend from thinned semi-insulating GaAs substrate 2 up to source electrode 4 for source pad interconnection, in order to minimize the parasitic source-to-ground inductances, and heat sink provision.

5

10

15

20

25

30

35

Figure 2 is a sectional view of a PHEMT power device similar to that shown in Figure 1, where same reference numerals designate same elements. particular, PHEMT power device shown in Figure 2. designated by 1', differs from PHEMT power device 1 shown in Figure 1 in that gate electrode 6 is generally T-shaped with a lower leg portion 6a formed of Ti and an upper head portion 6b formed of Al. More in detail, leg portion 6a of gate electrode 6 has substantially equal to depth of double recess 22, so that head portion 6b of gate electrode 6 protrudes outside double recess 22. More in detail, the T shape is obtained by dry-etching the Ti of the gate metal stack in a suitable Fluorine/Oxygen plasma chemistry in lowdamage isotropic plasma-etch reactor. The Fluorine gas carrier could be  $CF_4$ , or  $CHF_3$  or  $SF_6$ . The oxygen carrier gas could be  $O_2$ .

The Plasma is created by an RF discharge in a Plasma Etch parallel plate configuration. Each plate of the chamber is heated, for example in the range 100 to 200 °C, the chamber pressure is in the range 200 to 1000 mTorr. RF power discharge should be lowered to reduce as much as possible surface damage caused by ion and electron bombardment. When a Plasma Etch parallel plate configuration is utilised for this gate etch the RF power discharge must be lower than 50 Watt. Furthermore, better results are achievable if equipments able to ensure cold plasma are introduced (ECR - Electron Cyclotron Resonance, ICP - Inductively Coupled Plasma).

- 11 -

In such a process, the Al of the head portion 6b of the gate electrode 6 is used as a mask layer because the Al becomes fluorinated and remains un-etched by the Fluorine plasma. So, the head portion 6b of the gate electrode 6, made of Al, stays un-etched, while the leg portion 6a of the of the gate electrode 6, made of Ti and lying on the AlGaAs Schottky layer 18, becomes laterally etched. In this way a gate length down to 0.15 obtained with a quick and low-cost be process, keeping a low gate finger manufacturing resistance.

5

10

15

20

25

30

35

Figure 3 is a sectional view of a PHEMT power device similar to those shown in Figures 1 and 2, where same reference numerals designate same elements. particular, PHEMT power device shown in Figure 3, designated by 1", differs from PHEMT power devices shown in Figures 1 and 2 in that it is provided with a field plate 29 connected to the gate electrode 6 and extending toward the drain electrode 5 without overlapping either the highly doped contact layer 21 or the drain electrode (5). In particular, the field plate 29 is formed as a gate extension 6c coplanar with highly doped GaAs layer 21, vertically overlapping part · contact protective insulating layer 25 on the lightly doped GaAs contact layer 20, and ending at a distance of 1.0 µm from highly doped lower GaAs contact layer 21. protective insulating layer 25 made of silicon nitride nm), is ultra-thin (less than 50 and  $(Si_3N_4)$ deposited by PECVD so optimized to reach а high dielectric constant of the  $Si_3N_4$ , and to control the GaAs/Si<sub>3</sub>N<sub>4</sub> interface states.

In the PHEMT power devices shown in Figures 1, 2, and 3 different GaAs and AlGaAs layers are provided, but the heterojunction of greatest interest is that between silicon doped AlGaAs layer 12 and 18 and undoped InGaAs

- 12 -

layer 15. In fact, due to the higher bandgap of AlGaAs layer compared to the adjacent InGaAs layer, free electrons diffuse into the InGaAs layer and form a two dimensional electron gas (2-DEG) at the heterointerface, where they remain confined in a very thin sheet, and transport properties of the 2-DEG are much better than those of free electrons in a conventional MESFET.

5

10

15

20

25

30

35

AlgaAs layer 18 is the donor layer, and in the final PHEMT power device this layer should be depleted from Schottky gate 6 to AlgaAs/GaAs interface to eliminate any effect of parallel conduction in AlgaAs otherwise detrimental to PHEMT performance. During heterostructure design, it must be considered that increasing the doping level in the donor layer reduces the breakdown voltage of the PHEMT. To overcome this difficulty while maintaining a high 2-DEG sheet carrier concentration, it is possible to use a pulsed doped,  $\delta$  doped AlgaAs layer. This solution makes use of a Si monolayer, approximately 0.5 nm thick, with a very high doping level.

As for thickness of spacer layers 14, 16, even thought free electrons are physically separated from donors, close proximity produces an electrostatic interaction, known as Coulomb Scattering. This effect is reduced by separating the 2-DEG from the AlGaAs donor layer by means of a thin spacer layer of undoped AlGaAs. It is worthwhile to mention that noise performance of a PHEMT is strictly connected to spacer thickness.

As for GaAs buffer layer 10, because of drain to source electric field, part of electrons can be injected into GaAs buffer layer 10. This phenomenon induces a gain reduction as a result of increasing drain output conductance. In the PHEMTs, electron injection into the GaAs buffer layer 10 is controlled by means of AlGaAs/GaAs superlattice layer 11 into GaAs buffer layer

- 13 -

10, that at the same time does not change channel quality.

5

10

15

20

25

30

35

Described herebelow are results of characteristic measurements carried out on а PHEMT power device manufactured according to the present invention and with a 0.5-µm-gate length, 0.25-µm-gate length and with a field-plate structure. All the mentioned results are referred to a 100-μm-unit gate width and for 1-mm-total gate width. In particular, as far as transconductance and saturation current are concerned, the PHEMT power device with different gate length according to the present invention has a pinch-off voltage approximately from -0.8V to -0.6V, a saturation current ranging from 100 to 300 mA/mm at a gate voltage of OV, and a maximum saturation current ranging from 300 to 600 mA/mm at a gate voltage of 0.8V. In addition, transconductance is nearly consistent in the range of 250-350 mS/mm at a gate voltage ranging from 0 to 1V. As a result, the PHEMT power device exhibits improved linearity. As far current-voltage characteristic is concerned, PHEMT power device according to the present invention exhibits a low knee voltage of about 1V and a off-state breakdown voltage of about 18V without a field-plate structure and of 40V with a field-plate structure, while remained unaffected. This result maximum current explains that a high gate drain breakdown voltage can be obtained keeping low ohmic contact resistance. As far as power characteristics are concerned, the PHEMT power device according to the present invention has an output power up to 29 dBm/mm with an associated power gain up dB, which power characteristics 12 determined by a load-pull method at a typical value of 1 dB of gain compression up to a frequency of 10 GHz if the gate length is conveniently adapted. Introducing the field-plate structure, ipower performance are

- 14 -:

additionally increased achieving an output power up to 32 dBm/mm and an associated power gain up to 15 dB for C band applications. Finally, as far as high RF amplifier applications are concerned, the PHEMT power device according to the present invention may be used to amplify signals up to 40GHz by appropriately varying the gate length.

5

10

15

20

25

30

35

The advantages of the present invention are evident from the foregoing. In particular, in the PHEMT power device according to the present invention, the formation of a doped GaAs contact layer 19, particularly made up of a lower lightly doped lower GaAs contact layer 20 and an upper highly doped lower GaAs contact layer 21 in ohmic contact with the source and drain electrodes allows the contact resistance therebetween to be lowered, thus improving voltage characteristics of the PHEMT.

Additionally, the formation of a double recess structure 22 made up of an upper wide recess 23 formed in upper highly doped GaAs contact layer 21 and of a lower narrow recess 24 formed in lower lightly doped GaAs contact layer 20 allows for the ohmic contact to be placed on highly doped GaAs contact layer 21, thus improving the overall power characteristics of the PHEMT, in particular significantly increasing the breakdown voltage while maintaining a low knee voltage, and improving linearity and power-added efficiency.

Moreover, the combination of the double recess structure 22 with the lightly and highly doped GaAs contact layers 20, 21 allows the PHEMT power device to operate with a single voltage supply, without any need for a negative bias voltage to the gate contact.

Further, the PHEMT of the present invention allows the Class A amplifier requirements to be fulfilled with the gate contact pad directly connected to ground.

- 15 -

Yet further, the doped silicon layer 13 with a lower doping concentration than the doped silicon layer 17 makes the transconductance of the PHEMT power device invariant with respect to gate-to-source voltages, while the lightly doped AlGaAs layer 18 ensures etching uniformity in wet recess etching performed to manufacture the PHEMT power device, thus making the overall manufacturing process for the PHEMT power device easy and hence improving the productivity.

5

15

20

Finally, a T-gate structure allows gate-to-source capacitance and gate finger resistance to be significantly reduced, allowing the PHEMT to achieve operating frequencies up to 40 GHz.

Finally, numerous modifications and variants can be made to the present invention, all falling within the scope of the invention, as defined in the appended claims.

For example, the undoped wide-bandgap AlGaAs layer 12 and the first ultra thin doped silicon electron supply layer 13 may be replaced with a single uniformly doped AlGaAs electron supply layer.

- 16 -

#### CLAIMS

1. A pseudomorphic high electron mobility transistor (PHEMT) power device (1; 1'; 1") including:

a semi-insulating substrate (2);

15

25

30

35

an epitaxial substrate (3) formed on the semiinsulating substrate (2); the epitaxial substrate (3)
including a buffer layer (10), a superlattice layer
(11), a first electron supply layer (12, 13), a first
spacer layer (14), an electron transit layer (15), a

second spacer layer (16), a second electron supply layer
(17), a Schottky layer (18), and a contact layer (19)
sequentially stacked on the semi-insulating substrate
(2);

source and drain electrodes (4, 5) formed on, and in ohmic contact with the contact layer (19); and

a gate electrode (6) formed on the Schottky layer (18) to extend through the contact layer (19);

the PHEMT power device (1) being characterized in that the contact layer (19) includes:

a lightly doped contact layer (20) formed on the Schottky layer (18);

a highly doped contact layer (21) formed on the lightly doped contact layer (20) and having a doping concentration higher than the lightly doped contact layer (20);

the PHEMT power device (1) being further characterized by:

a wide recess (23) formed to penetrate the highly doped contact layer (21) so as to expose a surface of the lightly doped contact layer (20); and

a narrow recess (24) formed in the wide recess (23) to penetrate the lightly doped contact layer (20) so as to expose a surface of the Schottky layer (18);

wherein the gate electrode (6) is formed in the narrow recess (24) and in Schottky contact with the

- 17 -

Schottky layer (18) to extend from the exposed surface of the Schottky layer (18) through the lightly and highly doped contact layers (20, 21); and

the source and drain electrodes (4, 5) are formed on, and in ohmic contact with the highly doped contact layer (21) outside the wide recess (23) so that the wide recess (23) is arranged between the source and drain electrodes (4, 5).

5

10

25

- 2. The PHEMT power device of claim 1, further including:
- a protective insulating layer (25) formed on a surface of the highly doped contact layer (21) exposed by source, drain and gate electrodes (4, 5, 6).
- 3. The PHEMT power device of claim 1 or 2, further including:
  - a base metal layer (26) formed on the source and drain electrodes (4, 5); and
  - an Au layer (27) formed on the base metal layer (26).
- 20 . 4. The PHEMT power device of any preceding claim, further including:
  - a metallized via-hole (28) formed to extend from the semi-insulating substrate (2) to the source electrode (4) for source pad interconnection and heat sink provision.
  - 5. The PHEMT power device of any preceding claim, wherein the gate electrode (6) is generally T-shaped.
  - 6. The PHEMT power device of claim 2, further including:
- a field plate (29) formed on the protective insulating layer (25), electrically connected to the gate electrode (6) and extending toward the drain electrode (5) without overlapping either the highly doped contact layer (21) or the drain electrode (5).
- 7. The PHEMT power device of claim 6, wherein the

field plate is formed as a gate extension (6c) which is substantially coplanar with the highly doped GaAs contact layer (21), vertically overlaps part of the lightly doped GaAs contact layer (20), and ends at a distance from the highly doped contact layer (21).

5

10

15

- 8. The PHEMT power device of claim 1, 2 and 3, wherein the substrate (2) is a semi-insulating substrate formed of GaAs, the buffer layer (10) is formed of GaAs, the superlattice layer (11) is formed of AlGaAs/GaAs, the first and second electron supply layers (13, 17) are formed of doped silicon, the electron transit layer (15) is formed of InGaAs; the Schottky layer (18) is formed of AlGaAs, the lightly and highly doped contact layers (21, 22) are formed of GaAs, the gate electrode (6) is formed of Ti/Al, the source and drain electrodes (4, 5) are formed of Au/Ge/Ni/Au metal thin films, the protective insulating layer (25) is formed of silicon nitride, and the base metal layer (26) is formed of Ti/Pt/Au.
- 9. The PHEMT power device of any preceding claim, wherein the lightly doped contact layer (20) has a doping concentration of approximately  $3 \cdot 10^{17}$  cm<sup>-3</sup>, and the highly doped contact layer (21) has a doping concentration of approximately  $3.5 \cdot 10^{18}$  cm<sup>-3</sup>.
- 25 10. The PHEMT power device of any preceding claim, wherein the first and second electron supply layers (13, 17) are formed to have doping concentrations so as to have a doping level in the electron transit layer (15) approximately ranging from  $1.7 \cdot 10^{12}$  to  $2.7 \cdot 10^{12}$  cm<sup>-2</sup>.
- 11. The PHEMT power device of any preceding claim, wherein the second electron supply layer (17) is formed to have a doping concentration higher than the first electron supply layer (13).
- 12. The PHEMT power device of claim 11, wherein the 35 first electron supply layer (13) is formed to have a

doping level of approximately  $1 \cdot 10^{12}$  cm<sup>-2</sup>, and the second electron supply layer (17) is formed to have a doping level of approximately  $5 \cdot 10^{12}$  cm<sup>-2</sup>.

13. The PHEMT power device of any preceding claim, wherein the electron transit layer (15) contains indium ranging approximately from 15% to 20% by mole ratio, the Schottky layer (18) contains aluminum approximately ranging from 22% to 24% by mole ratio, and is formed to have a doping concentration ranging approximately from  $1.0 \cdot 10^{17}$  to  $3.0 \cdot 10^{17}$  cm<sup>-3</sup>.

5

10

15

20

30

14. The PHEMT power device of any preceding claim, wherein the first electron supply layer (12, 13) includes:

an undoped wide-bandgap layer (12) formed on the superlattice layer (11); and

- a doped silicon layer (13) formed on the undoped wide-bandgap layer (12).
- 15. The PHEMT power device of claim 14, wherein the undoped wide-bandgap layer (12) is formed of AlGaAs and contains aluminum approximately ranging from 22% to 24% by mole ratio.
  - 16. A process for manufacturing a pseudomorphic high electron mobility transistor (PHEMT) power device (1; 1'; 1"), comprising:

providing a semi-insulating substrate (2);

forming an epitaxial substrate (3) on the semi-insulating substrate (2), wherein forming an epitaxial substrate (3) includes sequentially stacking a buffer layer (10), a superlattice layer (11), a first electron supply layer (12, 13), a first spacer layer (14), an electron transit layer (15), a second spacer layer (16), a second electron supply layer (17), a Schottky layer (18), and a contact layer (19) on the semi-insulating substrate (2);

forming source and drain electrodes (4, 5) on, and

in ohmic contact with the contact layer (19); and

5

10

15

20

25

30

35

forming a gate electrode (6) on the Schottky layer (18) to extend through the contact layer (19);

the manufacturing process being characterized in that forming a contact layer (19) includes:

forming a lightly doped contact layer (20) on the Schottky layer (18);

forming a highly doped contact layer (21) on the lightly doped contact layer (20) and having a doping concentration higher than the lightly doped contact layer (20);

the process being further characterized by:

forming a wide recess (23) to penetrate the highly doped contact layer (21) so as to expose a surface of the lightly doped contact layer (20); and

forming a narrow recess (24) in the wide recess (23) to penetrate the lightly doped contact layer (20) so as to expose a surface of the Schottky layer (18);

wherein the gate electrode (6) is formed in the narrow recess (24) and in Schottky contact with the Schottky layer (18) to extend from the exposed surface of the Schottky layer (18) through the lightly and highly doped contact layers (20, 21); and

the source and drain electrodes (4, 5) are formed on, and in ohmic contact with the highly doped contact layer (21) outside the wide recess (23) so that the wide recess (23) is arranged between the source and drain electrodes (4, 5).

- 17. The process of claim 16, wherein source and drain electrodes (4, 5) are formed before the wide and narrow recesses (20, 21).
- 18. The process of claim 16 or 17, wherein forming source and drain electrodes (4, 5) includes:

forming respective metal thin films on the highly doped contact layer (21); and

- 21 -

rapidly thermally annealing the deposited metal thin films.

19. The process of any preceding claim 16 to 18, further including:

forming a protective insulating layer (25) on a surface of the highly doped contact layer (21) exposed by the source, drain and gate electrodes (4, 5, 6).

5

10

15

30

35

20. The process of any preceding claim 16 to 19, further including:

forming a base metal layer (26) on the source and drain electrodes (4, 5); and

forming an Au layer (27) on the base metal layer (26).

21. The process of any preceding claim 16 to 20, further including:

forming and metalizing a via-hole (28) to extend from the semi-insulating substrate (2) to the source electrode (4) for source pad interconnection and heat sink provision.

20 22. The process of claim 21, wherein forming a viahole (28) includes:

back-etching the semi-insulating substrate (2) and the epitaxial substrate (3).

23. The process of claim 21 or 22, further 25 including:

thinning the semi-insulating substrate (2) before formation of the via-hole (28).

- 24. The process of any preceding claim 16 to 23, wherein the gate electrode (6) is generally T-shaped.
  - 25. The process of claim 19, further including:

forming a field plate (29) on the protective insulating layer (25), electrically connected to the gate electrode (6) and extending toward the drain electrode (5) without overlapping either the highly doped contact layer (21) or the drain electrode (5).

- 22 -

26. The process of claim 25, wherein forming a field plate includes:

forming gate extension a (6c) substantially coplanar with the highly doped GaAs contact layer (21), vertically overlapping part of the lightly doped GaAs contact layer (20), and ending at a distance from the highly doped contact layer (21).

5

20

25

30

35

- 27. The process of claim 16, 19 and 20, wherein the substrate (2) is a semi-insulating substrate formed of GaAs, the buffer layer (10) is formed of GaAs, the 10 superlattice layer (11) is formed of AlGaAs/GaAs, the first and second electron supply layers (13, 17) are formed of doped silicon, the electron transit layer (15) is formed of InGaAs; the Schottky layer (18) is formed of AlGaAs, the lightly and highly doped contact layers 15 (21, 22) are formed of GaAs, the gate electrode (6) is formed of Ti/Al, the source and drain electrodes (4, 5) formed of Au/Ge/Ni/Au metal thin films, the protective insulating layer (25) is formed of silicon nitride, and the base metal layer (26) is formed of Ti/Pt/Au.
  - 28. The process of any preceding claim 16 to 27, wherein the lightly doped contact layer (20) has a doping concentration of approximately  $3 \cdot 10^{17}$  cm<sup>-3</sup>, and the highly doped contact layer (21) has a doping concentration of approximately 3.5·10<sup>18</sup> cm<sup>-3</sup>.
  - 29. The process of any preceding claim 16 to 28, wherein the first and second electron supply layers (13, 17) are formed to have doping concentrations so as to have a doping level in the electron transit layer (15) approximately ranging from  $1.7 \cdot 10^{12}$  to  $2.7 \cdot 10^{12}$  cm<sup>-2</sup>.
  - 30. The process of any preceding claim 16 to 29, wherein the second electron supply layer (17) is formed to have a doping concentration higher than the first electron supply layer (13).

31. The process of claim 30, wherein the first electron supply layer (13) is formed to have a doping level of approximately  $1\cdot 10^{12}$  cm<sup>-2</sup>, and the second electron supply layer (17) is formed to have a doping level of approximately  $5\cdot 10^{12}$  cm<sup>-2</sup>.

5

10

15

- 32. The process of any preceding claim 16 to 31, wherein the electron transit layer (15) contains indium ranging approximately from 15% to 20% by mole ratio, the Schottky layer (18) contains aluminum approximately ranging from 22% to 24% by mole ratio, and is formed to have a doping concentration ranging approximately from  $1.0 \cdot 10^{17}$  to  $3.0 \cdot 10^{17}$  cm<sup>-3</sup>.
- 33. The process of any preceding claim 16 to 32, wherein the first electron supply layer (12, 13) includes:

an undoped wide-bandgap layer (12) formed on the superlattice layer (11); and

- a doped silicon layer (13) formed on the undoped wide-bandgap layer (12).
- 34. The process of claim 33, wherein the undoped wide-bandgap layer (12) is formed of AlGaAs and contains aluminum approximately ranging from 22% to 24% by mole ratio.




Fig. 1




Fig. 2




Fig. 3

#### INTERNATIONAL SEARCH REPORT

International application No PCT/IT2006/000705

A. CLASSIFICATION OF SUBJECT MATTER INV. H01L29/423 H01L29/778

H01L29/40

ADD. H01L29/417

According to International Patent Classification (IPC) or to both national classification and IPC

#### B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

#### EPO-Internal

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Υ	US 2002/024057 A1 (INOKUCHI KAZUYUKI [JP] ET AL) 28 February 2002 (2002-02-28) paragraphs [0057], [0058]; figures 1,2	1-34
Υ	US 2003/122152 A1 (KIM HAECHEON [KR] ET AL) 3 July 2003 (2003-07-03) cited in the application paragraphs [0030], [0031]; figures 1-8	1-34
A	EP 0 514 079 A2 (RAYTHEON CO [US]) 19 November 1992 (1992-11-19) column 8; figure 2	1–34
Y	WO 2004/025707 A (UNIV ARIZONA [US]) 25 March 2004 (2004-03-25) abstract; figure 24	3,8,20, 27
	-/	

Further documents are listed in the continuation of Box C.	X See patent family annex.
* Special categories of cited documents:  'A' document defining the general state of the art which is not considered to be of particular relevance  'E' earlier document but published on or after the international filling date  'L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  'O' document referring to an oral disclosure, use, exhibition or other means  'P' document published prior to the international filing date but later than the priority date claimed	<ul> <li>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</li> <li>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</li> <li>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</li> <li>"&amp;" document member of the same patent family</li> </ul>
Date of the actual completion of the international search	Date of mailing of the international search report
25 May 2007	11/06/2007
Name and mailing address of the ISA/	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016	Dauw, Xavier

## INTERNATIONAL SEARCH REPORT

International application No
PCT/IT2006/000705

C(Continua	tion). DOCUMENTS CONSIDERED TO BE RELEVANT	PCT/IT2006/000705
Category*	Citation of document, with indication, where appropriate, of the relevant passages	12
Y	US 2005/001235 A1 (MURATA TOMOHIRO [JP] ET	Relevant to claim No.
	AL) 6 January 2005 (2005-01-06) abstract; figures 1-3 	
Y	WO 2006/098801 A (CREE INC [US]) 21 September 2006 (2006-09-21) abstract; figures 4,5,7,10	6,7,25, 26
A	US 2002/005528 A1 (NAGAHARA MASAKI [JP]) 17 January 2002 (2002-01-17) abstract; figures 3,4,8,15-19	6,7,25, 26
A	WO 00/07248 A (RAYTHEON CO [US]) 10 February 2000 (2000-02-10) page 10, lines 26-31; figures 1,5	1-34

## INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/IT2006/000705

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2002024057 A1	28-02-2002	NONE	
US 2003122152 A1	03-07-2003	CN 1428870 A KR 20030056332 A	09-07-2003 04-07-2003
EP 0514079 A2	19-11-1992	DE 69226220 D1 DE 69226220 T2 JP 3602150 B2 JP 5129341 A US 5140386 A	20-08-1998 04-02-1999 15-12-2004 25-05-1993 18-08-1992
WO 2004025707 A	25-03-2004	NONE	
US 2005001235 A1	06-01-2005	CN 1551373 A US 2006289894 A1	01-12-2004 28-12-2006
WO 2006098801 A	21-09-2006	US 2006202272 A1	14-09-2006
US 2002005528 A1	17-01-2002	TW 257179 B	21-06-2006
WO 0007248 A	10-02-2000	AU 4847799 A	21-02-2000