

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
3 March 2011 (03.03.2011)

PCT

(10) International Publication Number
WO 2011/024619 A1

(51) International Patent Classification:

HOIL 21/02 (2006.01) *HOIL 27/12* (2006.01)
HOIL 21/20 (2006.01) *HOIL 29/786* (2006.01)
HOIL 21/336 (2006.01)

(21) International Application Number:

PCT/JP2010/063 142

(22) International Filing Date:

28 July 2010 (28.07.2010)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

2009-194182 25 August 2009 (25.08.2009) JP

(71) Applicant (for all designated States except US): **SEMI-CONDUCTOR ENERGY LABORATORY CO., LTD.** [JP/JP]; 398, Hase, Atsugi-shi, Kanagawa, 2430036 (JP).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **HANAOKA, Kazuya** [JP/JP]; c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD., 398, Hase, Atsugi-shi, Kanagawa, 2430036 (JP). **IMAI, Keitaro**.

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: METHOD FOR REPROCESSING SEMICONDUCTOR SUBSTRATE, METHOD FOR MANUFACTURING RE-PROCESSED SEMICONDUCTOR SUBSTRATE, AND METHOD FOR MANUFACTURING SOI SUBSTRATE

FIG. 1A




FIG. 1B




FIG. 1C





FIG. 1D



(57) Abstract: An object is to provide a method suitable for reprocessing a semiconductor substrate which is reused to manufacture an SOI substrate. A semiconductor substrate is reprocessed in the following manner: etching treatment is performed on a semiconductor substrate in which a projection including a damaged semiconductor region and an insulating layer exists in a peripheral portion, whereby the insulating layer is removed; and etching treatment is performed on the semiconductor substrate with the use of a mixed solution including a substance that oxidizes a semiconductor material included in the semiconductor substrate, a substance that dissolves the oxidized semiconductor material, and a substance that controls oxidation speed of the semiconductor material and dissolution speed of the oxidized semiconductor material, whereby the damaged semiconductor region is selectively removed with a non-damaged semiconductor region left.



WO 2011/024619 A1

DESCRIPTION

METHOD FOR REPROCESSING SEMICONDUCTOR SUBSTRATE,
METHOD FOR MANUFACTURING REPROCESSED SEMICONDUCTOR
5 SUBSTRATE, AND METHOD FOR MANUFACTURING SOI SUBSTRATE

TECHNICAL FIELD

[0001]

One of technical fields of the invention to be disclosed relates to a method for
10 reprocessing a semiconductor substrate. In addition, the invention to be disclosed
relates to a method for manufacturing a reprocessed semiconductor substrate with the
use of the method for reprocessing a semiconductor substrate, and relates to a method
for manufacturing an SOI (silicon on insulator) substrate.

15 BACKGROUND ART

[0002]

In recent years, integrated circuits using an SOI (silicon on insulator) substrate
that includes a thin single crystal silicon layer formed on an insulating surface have
been developed instead of those using a bulk silicon wafer. The characteristics of the
20 thin single crystal silicon layer formed on the insulating surface make it possible to
completely separate transistors formed in the integrated circuit from each other.
Further, since fully-depleted transistors can be formed, a semiconductor integrated
circuit with high added values such as high integration, high speed driving, and low
power consumption can be realized.

25 [0003]

As a method for manufacturing an SOI substrate, a hydrogen ion implantation
separation method is known. The hydrogen ion implantation separation method is a
method by which a single crystal silicon layer is obtained in the following manner: a
single crystal silicon substrate (a bond substrate) into which hydrogen ions are
30 implanted is bonded to another substrate (a base substrate) with an insulating layer
interposed between the substrates, and then the single crystal silicon substrate (the bond
substrate) is separated along an ion implantation region by heat treatment. With the

above hydrogen ion implantation separation method, an SOI substrate in which a single crystal silicon layer is provided over an insulating substrate such as a glass substrate can be manufactured (see Patent Document 1 as an example).

[Reference]

5 [Patent Document]

[0004]

[Patent Document 1] Japanese Published Patent Application No. 2004-87606

DISCLOSURE OF INVENTION

10 [0005]

When a hydrogen ion implantation separation method is employed as a method for manufacturing an SOI substrate, a plurality of SOI substrates can be manufactured from one bond substrate; therefore, there is an advantage that cost for the bond substrate in manufacturing an SOI substrate can be reduced. This is because, when the bond substrate from which a single crystal silicon layer is separated is subjected to reprocessing treatment, the used bond substrate can be reused for manufacturing another SOI substrate.

[0006]

20 Here, a peripheral portion of the bond substrate such as a single crystal silicon substrate, which is used for the above hydrogen ion implantation separation method, has a region called an edge roll off (E. R. O.) that is caused by chemical mechanical polishing (CMP) treatment during manufacture of the bond substrate. This region is formed when an edge of the bond substrate is polished with a polishing cloth. The edge roll off region of the bond substrate has a curved surface and a thickness smaller than that in a central region of the bond substrate.

25 [0007]

When an SOI substrate is manufactured by the ion implantation separation method, a bond substrate and a base substrate are bonded to each other by a mechanism of intermolecular force or the Van der Waals force; therefore, surfaces to be bonded need to have a predetermined degree of planarity. It is natural that the bond substrate and the base substrate be not bonded in the edge roll off region where the surface planarity is not secured.

[0008]

Thus, in a region of the bond substrate from which the single crystal silicon layer is separated, which corresponds to the above edge roll off region, an unseparated single crystal silicon region and an insulating layer are left as a projection. This projection becomes a problem in a stage of reprocessing treatment of the bond substrate. The difference in height between the projection and the other region (a region where the bonding is performed properly) is several hundred nanometers at most. However, in order to remove the projection by polishing a surface by a CMP method so that the reprocessed substrate can be used for manufacturing an SOI substrate again as a bond substrate, a semiconductor needs to be removed by approximately 10 μm , and thus a sufficient number of times of reprocessing and use of the bond substrate cannot be secured.

[0009]

In view of the foregoing problem, an object of an embodiment of the invention to be disclosed is to provide a method suitable for reprocessing a semiconductor substrate. Another object of an embodiment of the invention to be disclosed is to manufacture a reprocessed semiconductor substrate with the use of the method suitable for reprocessing a semiconductor substrate. Still another object of an embodiment of the invention to be disclosed is to manufacture an SOI substrate with the use of the reprocessed semiconductor substrate.

[0010]

In an embodiment of the invention to be disclosed, a projection is removed using a method by which a semiconductor region damaged due to addition of ions or the like can be selectively removed. Further, the above method is used to manufacture a reprocessed semiconductor substrate, and an SOI substrate is manufactured using the reprocessed semiconductor substrate. Detailed description is made below.

[0011]

An embodiment of the invention to be disclosed is a method for reprocessing a semiconductor substrate, including the steps of: performing etching treatment on a semiconductor substrate which has a projection including a damaged semiconductor region and an insulating layer in a peripheral portion, whereby the insulating layer is removed; and performing etching treatment of the semiconductor substrate with the use

of a mixed solution which includes a substance that oxidizes a semiconductor material included in the semiconductor substrate, a substance that dissolves the oxidized semiconductor material, and a substance that controls the speed of oxidation of the semiconductor material and the speed of dissolution of the oxidized semiconductor material, whereby the damaged semiconductor region is selectively removed with a non-damaged semiconductor region left.

[0012]

Another embodiment of the invention to be disclosed is a method for reprocessing a semiconductor substrate, including the steps of: performing etching treatment on a semiconductor substrate in which a projection including a damaged semiconductor region and an insulating layer is left in a peripheral portion after part of the semiconductor substrate is separated as a semiconductor layer through ion irradiation and heat treatment, whereby the insulating layer is removed; and performing etching treatment of the semiconductor substrate with the use of a mixed solution which includes a substance that oxidizes a semiconductor material included in the semiconductor substrate, a substance that dissolves the oxidized semiconductor material, and a substance that controls the speed of oxidation of the semiconductor material and the speed of dissolution of the oxidized semiconductor material, whereby the damaged semiconductor region is selectively removed with a non-damaged semiconductor region left.

[0013]

Still another embodiment of the invention to be disclosed is a method for reprocessing a semiconductor substrate, including the steps of: performing etching treatment on a semiconductor substrate in which a projection including a damaged semiconductor region and an insulating layer is left in a peripheral portion and in which a damaged semiconductor region which is thinner than the damaged semiconductor region in the peripheral portion is left in the other region after part of the semiconductor substrate is separated as a semiconductor layer through ion irradiation and heat treatment, whereby the insulating layer is removed; and performing etching treatment of the semiconductor substrate with the use of a mixed solution which includes a substance that oxidizes a semiconductor material included in the semiconductor substrate, a substance that dissolves the oxidized semiconductor material, and a substance that

controls the speed of oxidation of the semiconductor material and the speed of dissolution of the oxidized semiconductor material, whereby the damaged semiconductor regions are selectively removed with a non-damaged semiconductor region left.

5 [0014]

In the above methods, the ion irradiation is preferably performed without mass separation. Further, the ions preferably include an H_3^+ ion.

[0015]

10 In the etching treatment by which the damaged semiconductor region is selectively removed, etching selectivity of the damaged semiconductor region to the non-damaged semiconductor region is preferably 2 or higher. Further, it is preferable that the etching treatment by which the damaged semiconductor region is selectively removed be stopped after etching selectivity of the projection to the other region is reduced to lower than 2.

15 [0016]

In addition, at least a region where an angle between a tangent plane of the projection and a back surface of the semiconductor substrate is 0.5° or less is preferably removed by the etching treatment. Further, a surface of the semiconductor substrate is preferably polished after the etching treatment by which the damaged semiconductor region is selectively removed.

[0017]

20 In the above methods, it is preferable that nitric acid be used as the substance that oxidizes the semiconductor material included in the semiconductor substrate, hydrofluoric acid be used as the substance that dissolves the oxidized semiconductor material, and acetic acid be used as the substance that controls the speed of oxidization of the semiconductor material and the speed of dissolution of the oxidized semiconductor material.

[0018]

30 By the above methods, a reprocessed semiconductor substrate can be manufactured from the semiconductor substrate. Furthermore, an SOI substrate can be manufactured in the following manner: ions are added to the reprocessed semiconductor

substrate manufactured by any of the above methods so that an embrittlement region is formed, the reprocessed semiconductor substrate and a base substrate are bonded with an insulating layer interposed therebetween, and the reprocessed semiconductor substrate is separated by heat treatment so that a semiconductor layer is formed over the
5 base substrate.

[0019]

Note that in this specification and the like, an SOI substrate refers to a substrate in which a semiconductor layer is formed on an insulating surface, and is not limited to a structure where a silicon layer is provided on an insulating layer. For example, an
10 SOI substrate may have a structure where a silicon layer is directly formed on a glass substrate, a structure where a silicon carbide layer is formed on an insulating layer, or the like.

[0020]

According to an embodiment of the invention to be disclosed, a damaged
15 semiconductor region can be selectively removed with a non-damaged semiconductor region (or a semiconductor region in which the degree of damage is low) left. Accordingly, the amount of a semiconductor removed in reprocessing treatment of the semiconductor substrate can be sufficiently reduced, and a sufficient number of times of reprocessing and use of the semiconductor substrate can be secured.

20 [0021]

Further, when a reprocessed semiconductor substrate is manufactured by the above method for reprocessing a semiconductor substrate, the amount of a semiconductor removed in the reprocessing treatment can be sufficiently reduced. Accordingly, cost for manufacturing the reprocessed semiconductor substrate can be
25 reduced.

[0022]

Furthermore, when an SOI substrate is manufactured using the above reprocessed semiconductor substrate, cost for manufacturing the SOI substrate can be sufficiently reduced.

30

BRIEF DESCRIPTION OF DRAWINGS

[0023]

In the accompanying drawings:

FIGS. 1A to 1D are cross-sectional views illustrating a method of reprocessing treatment for a semiconductor substrate;

5 FIGS. 2A to 2C are cross-sectional views illustrating a method of reprocessing treatment for a semiconductor substrate;

FIGS. 3A to 3C are cross-sectional views illustrating a method for manufacturing an SOI substrate;

FIGS. 4A to 4C are cross-sectional views illustrating a method for manufacturing an SOI substrate;

10 FIGS. 5A to 5C are cross-sectional views illustrating a method for manufacturing an SOI substrate;

FIG 6 illustrates a manufacturing process of an SOI substrate;

FIG 7 is a cross-sectional view illustrating a semiconductor device which includes an SOI substrate;

15 FIGS. 8A and 8B are optical micrographs of a semiconductor substrate;

FIGS. 9A and 9B are graphs each showing a step of a semiconductor substrate;

FIGS. 10A1, 10A2, 10B1, 10B2, 10C1, and 10C2 are optical micrographs of a semiconductor substrate;

20 FIGS. 11A1, 11A2, 11B1, 11B2, 11C1, and 11C2 are optical micrographs of a semiconductor substrate;

FIGS. 12A to 12C are graphs each showing a step of a semiconductor substrate;

FIGS. 13A to 13C are graphs each showing a step of a semiconductor substrate;

25 FIGS. 14A to 14C are graphs each showing a step of a semiconductor substrate;

FIGS. 15A to 15C are graphs each showing a step of a semiconductor substrate;

30 FIGS. 16A to 16C are graphs each showing a step of a semiconductor substrate;

FIGS. 17A to 17C are graphs each showing a step of a semiconductor substrate;

FIGS. 18A to 18C are graphs each showing a step of a semiconductor substrate;

FIGS. 19A to 19C are graphs each showing a step of a semiconductor substrate;

5 FIGS. 20A to 20C are graphs each showing a step of a semiconductor substrate;

FIGS. 21A to 21C are graphs each showing a step of a semiconductor substrate;

10 FIGS. 22A to 22C are graphs each showing a step of a semiconductor substrate;

FIGS. 23A to 23C are graphs each showing a step of a semiconductor substrate;

FIG 24 illustrates a relation between an etching time and an etching amount;

FIGS. 25A and 25B are optical micrographs of a semiconductor substrate;

15 FIGS. 26A and 26B are graphs each showing a step of a semiconductor substrate;

FIGS. 27A and 27B are cross-sectional TEM images of a semiconductor substrate; and

FIGS. 28A and 28B are optical micrographs of a semiconductor substrate.

20

BEST MODE FOR CARRYING OUT THE INVENTION

[0024]

Embodiments and examples will be described below with reference to the drawings. Note that the invention can be implemented in many different modes, and it is clear to those skilled in the art that the modes and details can be changed in various ways without departing from the spirit and scope of the invention. Therefore, the invention should not be construed as being limited to the description of the embodiments and examples. Note that the same portions or portions having a similar function are denoted by the same reference numerals in this specification and the like, and explanation thereof is omitted in some cases.

30

[0025]

[Embodiment 1]

In this embodiment, a method for reprocessing a semiconductor substrate will be described with reference to FIGS. IA to ID.

[0026]

Semiconductor substrate>

5 FIG IA illustrates an example of a structure of a semiconductor substrate 121 before reprocessing treatment (a semiconductor substrate from which a semiconductor layer is separated). A projection 126 exists in a peripheral portion of the semiconductor substrate 121. The projection 126 includes an insulating layer 123, an unseparated semiconductor region 125, and a semiconductor region 127 to which ions are added. Note that both the unseparated semiconductor region 125 and the semiconductor region 127 to which ions are added are damaged and include many crystal defects, voids, or the like, due to adding treatment of ions or the like in a manufacturing process of an SOI substrate. Therefore, the unseparated semiconductor region 125 and the semiconductor region 127 to which ions are added can be collectively referred to as a damaged semiconductor region. The damaged semiconductor region refers to a region part of which includes disorder of alignment of atoms in a crystal (a crystal structure), a crystal defect, a distortion of a crystal lattice, or the like, which is caused by addition of ions or the like, while a single crystal semiconductor region is a region in which atoms in a crystal are aligned in a spatially regular manner. In addition, a non-damaged semiconductor region refers to a single crystal semiconductor region in which atoms in a crystal are aligned in a spatially aligned manner and which has the same quality as a single crystal semiconductor region to which ions and the like are not added.

[0027]

25 The above projection 126 includes a so-called edge roll off (E. R. O.) region of the semiconductor substrate. The edge roll off region is caused by surface treatment (CMP treatment) of the semiconductor substrate. Since the thickness in the edge roll off region of the semiconductor substrate is smaller than that in a central region of the semiconductor substrate, bonding is not performed in the edge roll off region in manufacturing an SOI substrate. As a result, the projection 126 is left in the edge roll off region of the semiconductor substrate 121.

[0028]

Note that a semiconductor region 129 to which ions are added exists in a region of the semiconductor substrate 121, other than the projection 126, (especially in a region surrounded by the above edge roll off region). The semiconductor region 129 is formed in such a manner that a region to which ions are added, which is formed in the manufacturing process of the SOI substrate, is left in the semiconductor substrate 121 after the semiconductor layer is separated.

[0029]

Here, the semiconductor region 129 is thin enough as compared to the semiconductor regions (the semiconductor region 125 and the semiconductor region 127) in the projection 126. Further, the semiconductor region 129 is damaged by adding treatment of ions or the like and includes many crystal defects or the like. Therefore, the semiconductor region 129 as well as the semiconductor region 125 and the semiconductor region 127 can be referred to as a damaged semiconductor region.

[0030]

15 <Projection of semiconductor substrate>

FIG 1B illustrates a schematic view in which the projection 126 is enlarged. The projection 126 includes a region corresponding to the edge roll off region and a region corresponding to a chamfer portion. In this embodiment, the edge roll off region refers to a set of points at which an angle θ between a tangent plane of a surface of the projection 126 and a reference surface is 0.5° or less. Here, as the reference surface, a plane parallel to a front surface or a back surface of the semiconductor substrate is employed.

[0031]

Alternatively, by setting a region of approximately 0.2 mm from the end of the substrate as the chamfer portion, the edge roll off region can be defined as a region which is inside the chamfer portion and in which bonding is not performed. Specifically, for example, a region of approximately 0.2 mm to 0.9 mm from the end of the substrate can be referred to as the edge roll off region.

[0032]

30 Note that the chamfer portion does not affect the bonding between a base substrate and a bond substrate; therefore, the planarity of the chamfer portion does not

matter in reprocessing treatment of the substrate. On the other hand, the vicinity of the edge roll off region has an influence on the bonding between the base substrate and the bond substrate. Therefore, depending on the planarity of the edge roll off region, a reprocessed semiconductor substrate cannot be used in a manufacturing process of an SOI substrate in some cases. For this reason, it is very important to remove the projection 126 in the edge roll off region so that the planarity thereof is improved in the reprocessing treatment of the semiconductor substrate.

[0033]

<Reprocessing treatment>

10 Reprocessing treatment of the semiconductor substrate includes at least two etching treatments, etching treatment (hereinafter referred to as first etching treatment) for removing the insulating layer 123 and etching treatment (hereinafter referred to as second etching treatment) for removing the damaged semiconductor region. These are described in detail below.

15 [0034]

<First etching treatment>

First, the first etching treatment is described with reference to FIG. 1C. As described above, the first etching treatment is etching treatment for removing the insulating layer 123 from the semiconductor substrate 121. Here, the insulating layer 20 123 can be removed by wet etching treatment using a solution containing hydrofluoric acid as an etchant. As the solution containing hydrofluoric acid, a mixed solution containing hydrofluoric acid, ammonium fluoride, and a surfactant (e.g., product name: LAL 500, produced by Stella Chemifa Corporation) or the like is preferably used. This wet etching treatment is preferably performed for 120 seconds to 1200 seconds, for 25 example, approximately 600 seconds.

[0035]

Since wet etching treatment can be performed in such a manner that the semiconductor substrate 121 is soaked in a solution in a treatment tank, a plurality of semiconductor substrates 121 can be processed at one time. Accordingly, efficiency of 30 the reprocessing treatment can be increased. Further, since the insulating layer 123 is removed by the first etching treatment and does not need to be removed by the second etching treatment, the etching time can be shortened. Furthermore, since the

semiconductor is hardly etched by the first etching treatment, the amount of the semiconductor substrate 121 removed by the etching can be reduced and the number of times of reprocessing can be increased.

[0036]

5 By the first etching treatment, the insulating layer 123 needs to be removed, and dry etching treatment may be employed. Alternatively, wet etching treatment and dry etching treatment may be used in combination. For the dry etching treatment, a parallel plate reactive ion etching (RIE) method, an inductively coupled plasma (ICP) etching method, or the like can be used.

10 [0037]

<Second etching treatment>

Next, the second etching treatment is described with reference to FIG ID. In the second etching treatment, the damaged semiconductor regions, that is, the unseparated semiconductor region 125 and the semiconductor region 127 to which ions are added, which are included in the projection 126, and the semiconductor region 129 to which ions are added, are selectively removed. More specifically, wet etching treatment is performed using, as an etchant, a mixed solution which includes a substance that oxidizes a semiconductor material, a substance that dissolves the oxidized semiconductor material, and a substance that controls the speed of oxidation of the semiconductor material and the speed of dissolution of the oxidized semiconductor material. This etching treatment is preferably performed for approximately 1 minute to 10 minutes, for example, approximately 2 minutes to 4 minutes. In addition, the temperature of the mixed solution is preferably set at approximately 10 °C to 30 °C, for example, 25 °C.

25 [0038]

In the above treatment, nitric acid is preferably used for a chemical solution including the substance that oxidizes the semiconductor material. Hydrofluoric acid is preferably used for a chemical solution including the substance that dissolves the oxidized semiconductor material. Acetic acid is preferably used for a chemical solution including the substance that controls the speed of oxidation of the semiconductor material and the speed of dissolution of the oxidized semiconductor

material. The composition of the etchant is preferably set as follows: the volume of 70 weight% nitric acid is more than 0.01 times and less than one time as large as that of 97.7 weight% acetic acid and is more than 0.1 times and less than 100 times as large as that of 50 weight% hydrofluoric acid, and the volume of 50 weight% hydrofluoric acid is more than 0.01 times and less than 0.5 times as large as that of 97.7 weight% acetic acid. For example, it is preferable that the volume ratio of hydrofluoric acid, nitric acid, and acetic acid be 1:3:10, 1:2:10, 1.5:3:10, or the like. Note that the volume ratio 1:3:10 is expressed as $\text{HF}:\text{HNO}_3:\text{CH}_3\text{COOH}:\text{H}_2\text{O} = 2.1:3.3:12:7.5$ in a molar ratio of molecules. There is no particular limitation on the composition of the other molecules.

10 [0039]

In the above expressions using a ratio, the chemical solutions or the molar numbers each have a margin of error of $\pm 10\%$. For example, in the expression that the volume ratio of hydrofluoric acid, nitric acid, and acetic acid is 1:3:10, x:y:z (hydrofluoric acid (x), nitric acid (y), and acetic acid (z)) may be in a range of $x = 0.9$ to 1.1, $y = 2.7$ to 3.3, and $z = 9$ to 11. Similarly, in the expression that the volume ratio of hydrofluoric acid, nitric acid, and acetic acid is 1:2:10, x:y:z (hydrofluoric acid (x), nitric acid (y), and acetic acid (z)) may be in a range of $x = 0.9$ to 1.1, $y = 1.8$ to 2.2, and $z = 9$ to 11.

[0040]

20 Crystal defects, voids, and the like due to addition of ions exist in the damaged semiconductor region, and an etchant penetrates easily thereinto. Accordingly, in the damaged semiconductor region, wet etching treatment progresses not only from a surface but also from the inside. Specifically, the etching tends to progress in such a manner that a deep hole is formed in a direction perpendicular to the plane surface of the substrate and then the hole is expanded. In other words, in the damaged semiconductor region, etching treatment progresses at a higher etching rate than in a less-damaged semiconductor region or the non-damaged semiconductor region. Here, "etching rate" means the etching amount (amount etched) per unit time. That is, "a film whose etching rate is high" represents a film which is easily etched, and "a film whose etching rate is low" represents a film which is difficult to be etched. In addition, "to obtain etching selectivity" means that, for example, a layer A and a layer B are

25

30

etched under the condition where there is a sufficient difference between the etching rate of the layer A and the etching rate of the layer B. In addition, the less-damaged semiconductor region refers to a semiconductor region in which the degree of damage is relatively low as compared to that of the unseparated semiconductor region 125, the semiconductor region 127 to which ions are added, the semiconductor region 129 to which ions are added, or the like.

[0041]

More specifically, the etching rate of the damaged semiconductor region is twice or more as high as that of the non-damaged semiconductor region (or the less-damaged semiconductor region). That is, the etching selectivity of the damaged semiconductor region to the non-damaged semiconductor region (or the less-damaged semiconductor region) is 2 or higher.

[0042]

In this manner, when the wet etching treatment is performed using, as an etchant, the mixed solution which includes the substance that oxidizes the semiconductor material, the substance that dissolves the oxidized semiconductor material, and the substance that controls the speed of oxidation of the semiconductor material and the speed of dissolution of the oxidized semiconductor material, the damaged semiconductor region can be selectively removed. Accordingly, the amount of the semiconductor removed in the reprocessing treatment can be reduced, and the number times of reprocessing and use can be increased. Further, by the wet etching treatment, a plurality of semiconductor substrates 121 can be processed at one time; therefore, efficiency of the reprocessing treatment can be increased. Furthermore, since the second etching treatment can be performed in a short time, efficiency of the reprocessing treatment can be increased also for this reason.

[0043]

Note that the thickness of the damaged semiconductor region in the projection 126 (the semiconductor region 125 and the semiconductor region 127) is largely different from that of the damaged semiconductor region in the other region (the semiconductor region 129). Therefore, the etching selectivity of the projection 126 (the peripheral portion) to the other region (the central portion) is not uniform during the second etching treatment.

[0044]

Specifics are described below. Immediately after the second etching treatment is started, the damaged semiconductor region is first etched both in the projection 126 and in the other region; thus, the etching selectivity is approximately 1. After the damaged semiconductor region in the region other than the projection 126 (the semiconductor region 129) is etched to be removed, the less-damaged semiconductor region or the non-damaged semiconductor region is exposed in the region other than the projection 126; thus, the damaged semiconductor region in the projection 126 is preferentially removed, and the etching selectivity becomes 2 or higher. After the damaged semiconductor region in the projection 126 (the semiconductor region 125 and the semiconductor region 127) is etched to be removed, the less-damaged semiconductor region or the non-damaged semiconductor region is exposed also in the projection 126; thus, the etching selectivity returns to approximately 1.

[0045]

In this manner, since the etching selectivity varies during the second etching treatment, the etching can be finished in consideration of this. For example, by stopping the etching treatment at the stage where the etching selectivity is reduced to lower than 2, the damaged semiconductor region can be removed while the amount of the semiconductor removed by the second etching treatment is reduced. In this case, the reprocessing treatment can be surely performed and a sufficient number of times of reprocessing can be secured. Note that the etching selectivity may be a value (a difference value) obtained by comparing the amounts of reduced thickness in a predetermined time (e.g., 30 seconds or 1 minute) or a value (a differential value) obtained by comparing the amounts of reduced thickness in an instant.

[0046]

In the above manner, the semiconductor substrate 121 is reprocessed, and a reprocessed semiconductor substrate 132 is completed.

[0047]

<Other treatment>

Although most part of the semiconductor region 129 to which ions are added is removed by the above second etching treatment, part thereof is left in some cases. In such a case, other surface treatment is preferably performed after the second etching

treatment so that the semiconductor region 129 to which ions are added is completely removed. As the surface treatment, polishing treatment typified by CMP treatment is given.

[0048]

5 Alternatively, surface treatment such as laser beam irradiation treatment may be performed after the second etching treatment. Further alternatively, laser beam irradiation treatment and polishing treatment may be performed in combination. In addition, the polishing treatment or the laser beam irradiation treatment may be performed a plurality of times. The order of the treatment steps can be determined as
10 appropriate without limitation. Irradiation treatment with lamp light may be performed instead of the irradiation with a laser beam.

[0049]

As described in this embodiment, the insulating layer is removed by the first etching treatment, and then the second etching treatment is performed using the mixed
15 solution which includes the substance that oxidizes the semiconductor material, the substance that dissolves the oxidized semiconductor material, and the substance that controls the speed of oxidation of the semiconductor material and the speed of dissolution of the oxidized semiconductor material, whereby the damaged semiconductor region which is left in the peripheral portion of the semiconductor
20 substrate can be selectively removed. Accordingly, the amount of the removed semiconductor can be reduced, and the number of times of reprocessing and use of the semiconductor substrate can be increased.

[0050]

The structure described in this embodiment can be used in appropriate
25 combination with the structure described in any of the other embodiments.

[0051]

[Embodiment 2]

In this embodiment, another example of a method of reprocessing treatment for a semiconductor substrate will be described with reference to FIGS. 2A to 2C.

30 [0052]

<First etching treatment

First, the first etching treatment is performed on the semiconductor substrate

121 (see FIG. 2A). The above embodiment may be referred to for details thereof. By this treatment, the insulating layer on a surface of the semiconductor substrate 121 is removed.

[0053]

5 <Second etching treatment>

Next, the second etching treatment is performed on the semiconductor substrate 121 (see FIG. 2B). The above embodiment can also be referred to for details of the second etching treatment. By this treatment, a semiconductor substrate 130 from which the semiconductor region 125, the semiconductor region 127, and the
10 semiconductor region 129 are removed is formed.

[0054]

<Planarization treatment>

In this embodiment, planarization treatment is performed on the semiconductor substrate 130 after the second etching treatment, so that the reprocessed semiconductor
15 substrate 132 is manufactured (see FIG. 2C). This treatment is performed because the semiconductor substrate 130 cannot be used in a manufacturing process of an SOI substrate when a surface of the semiconductor substrate 130 after the second etching treatment does not have enough planarity as illustrated in FIG. 2B. Note that in this
20 embodiment, a case where the semiconductor region 129 is completely removed by the second etching treatment is described; however, in the case where the semiconductor region 129 cannot be sufficiently removed by the second etching treatment, it is preferable that the remaining semiconductor region 129 be removed together by planarization treatment described below.

[0055]

25 Polishing treatment or laser beam irradiation treatment can be performed as the planarization treatment. The polishing treatment and the laser beam irradiation treatment may be performed a plurality of times, and may be performed in combination. In addition, the order of the treatment steps can be determined as appropriate without limitation. Irradiation treatment with lamp light may be performed instead of the
30 irradiation treatment with a laser beam. In this embodiment, an example in which polishing treatment is performed as the planarization treatment is described.

[0056]

As a polishing method of the semiconductor substrate 130, it is preferable to employ a chemical mechanical polishing (CMP) method. Here, the CMP method refers to a method by which a surface of an object is planarized by a combination of chemical and mechanical actions. For example, CMP is performed in the following manner: a polishing cloth is attached to a polishing stage, and the stage and the object are each rotated or vibrated while slurry (an abrasive) is supplied between the object and the polishing cloth. Consequently, the surface of the object is polished by chemical reaction between the slurry and the surface of the object and by an action of mechanical polishing of the object with the polishing cloth.

5 [0057]

The polishing treatment using a CMP method may be performed one time or a plurality of times. When the polishing treatment is performed a plurality of times, for example, it is preferable that first polishing with a high polishing rate be performed and then finishing polishing with a low polishing rate be performed. At the first polishing, a polyurethane polishing cloth is preferably used, and the grain diameter of the slurry is preferably 120 nm to 180 nm, for example, approximately 150 nm. At the finishing polishing, a suede polishing cloth is preferably used, and the grain diameter of the slurry is preferably 45 nm to 75 nm, for example, approximately 60 nm.

15 [0058]

In this manner, when the polishing treatment using a CMP method is performed on the semiconductor substrate 130 in addition to the above reprocessing method, the reprocessed semiconductor substrate 132 can be formed to have a planarized surface whose average surface roughness is approximately 0.2 nm to 0.5 nm. Further, when the polishing treatment is performed a plurality of times at different polishing rates, the semiconductor substrate 130 can be planarized in a short time.

20 [0059]

In this manner, the semiconductor region 125, the semiconductor region 127, and the semiconductor region 129 are removed by the first etching treatment and the second etching treatment and then the surface polishing treatment using a CMP method is performed, whereby the reprocessed semiconductor substrate 132 with more favorable planarity can be obtained.

30 [0060]

The structure described in this embodiment can be used in appropriate combination with the structure described in any of the other embodiments.

[0061]

[Embodiment 3]

5 In a method for manufacturing an SOI substrate of this embodiment, an SOI substrate is manufactured by bonding a semiconductor layer separated from a semiconductor substrate which is a bond substrate to a base substrate. The semiconductor substrate from which the semiconductor layer has been separated is subjected to reprocessing treatment and reused as a bond substrate. An example of a
10 method for manufacturing the SOI substrate of this embodiment will be described below with reference to FIGS. 3A to 3C, FIGS. 4A to 4C, FIGS. 5A to 5C, and a manufacturing process chart of an SOI substrate of FIG 6.

[0062]

<Treatment for semiconductor substrate>

15 First, a process of forming an embrittlement region 104 in a semiconductor substrate 100 to prepare for bonding with a base substrate 120 is described. This process relates to treatment for the semiconductor substrate 100 and corresponds to Process A in FIG. 6.

[0063]

20 First, the semiconductor substrate 100 is prepared (see FIG 3A and the step A-I in FIG 6). As the semiconductor substrate 100, for example, a single crystal semiconductor substrate or a polycrystalline semiconductor substrate of silicon or the like can be used. Typical examples of commercially available silicon substrates include circular silicon substrates which are 5 inches (125 mm) in diameter, 6 inches
25 (150 mm) in diameter, 8 inches (200 mm) in diameter, 12 inches (300 mm) in diameter, and 16 inches (400 mm) in diameter. Further, in a peripheral portion of a silicon substrate, there is a chamfer portion for preventing chipping or cracking as illustrated in FIG. 3A. Note that the shape is not limited to the circular shape, and a silicon substrate which is processed into a rectangular shape or the like can also be used. The case
30 where a rectangular single crystal silicon substrate is used as the semiconductor substrate 100 is described below.

[0064]

Note that a surface of the semiconductor substrate 100 is preferably cleaned using a sulfuric acid/hydrogen peroxide mixture (SPM), an ammonium hydroxide/hydrogen peroxide mixture (APM), a hydrochloric acid/hydrogen peroxide mixture (HPM), dilute hydrofluoric acid (DHF), a mixed solution of hydrofluoric acid, hydrogen peroxide water, and pure water (FPM), or the like, as appropriate. Further, dilute hydrofluoric acid and ozone water may be discharged alternately to clean the surface of the semiconductor substrate 100.

[0065]

After the surface of the semiconductor substrate 100 is cleaned, an insulating layer 102 is formed over the semiconductor substrate 100 (see FIG. 3B and the step A-2 in FIG. 6). The insulating layer 102 may be formed using a single insulating film or a stacked layer including a plurality of insulating films. The insulating layer 102 can be formed using an insulating film which contains silicon as a component, such as a silicon oxide film, a silicon nitride film, a silicon oxynitride film, or a silicon nitride oxide film. In this embodiment, the case of using a silicon oxide film as the insulating layer 102 is described as an example.

[0066]

Note that in this specification or the like, a silicon oxynitride film means a film that contains more oxygen atoms than nitrogen atoms, and contains oxygen, nitrogen, silicon, and hydrogen at concentrations ranging from 50 atomic% to 70 atomic%, 0.5 atomic% to 15 atomic%, 25 atomic% to 35 atomic%, and 0.1 atomic% to 10 atomic%, respectively, when they are measured by Rutherford backscattering spectrometry (RBS) and hydrogen forward scattering spectrometry (HFS). Further, a silicon nitride oxide film means a film that contains more nitrogen atoms than oxygen atoms, and contains oxygen, nitrogen, silicon, and hydrogen at concentrations ranging from 5 atomic% to 30 atomic%, 20 atomic% to 55 atomic%, 25 atomic% to 35 atomic%, and 10 atomic% to 30 atomic%, respectively, when they are measured by RBS and HFS. Note that percentages of nitrogen, oxygen, silicon, and hydrogen fall within the ranges given above when the total number of atoms contained in the silicon oxynitride film or the silicon nitride oxide film is defined as 100 atomic%.

[0067]

In the case of using a silicon oxide film as the insulating layer 102, the insulating layer 102 can be formed by a vapor deposition method such as a thermal CVD method, a plasma CVD method, an atmospheric pressure CVD method, or a bias ECRCVD method using a mixed gas of silane and oxygen, a mixed gas of tetraethoxysilane (TEOS) and oxygen, or the like. In this case, a surface of the insulating layer 102 may be densified by oxygen plasma treatment.

[0068]

Alternatively, a silicon oxide film deposited by a chemical vapor deposition method using an organosilane gas may be used as the insulating layer 102. For an organosilane gas, a silicon-containing compound such as tetraethoxysilane (TEOS) (chemical formula: $\text{Si}(\text{OC}_2\text{H}_5)_4$), tetramethylsilane (TMS) (chemical formula: $\text{Si}(\text{CH}_3)_4$), tetramethylcyclotetrasiloxane (TMCTS), octamethylcyclotetrasiloxane (OMCTS), hexamethyldisilazane (HMDS), triethoxysilane (chemical formula: $\text{SiH}(\text{OC}_2\text{H}_5)_3$), or trisdimethylaminosilane (chemical formula: $\text{SiH}(\text{N}(\text{CH}_3)_2)_3$) can be used.

[0069]

Further alternatively, the insulating layer 102 can be formed using an oxide film obtained by oxidizing the semiconductor substrate 100. Thermal oxidation treatment for forming the oxide film may be dry oxidation, and may be performed in an oxidation atmosphere to which a halogen-containing gas is added. As the halogen-containing gas, one or plural kinds of gases selected from HCl, HF, NF_3 , HBr, Cl_2 , ClF_3 , BCl_3 , F_2 , Br_2 , and the like can be used. Note that the insulating layer 102 is formed to cover the semiconductor substrate 100 in FIG 3B; however, this embodiment is not limited to this structure. In the case where the insulating layer 102 is formed by a CVD method or the like over the semiconductor substrate 100, the insulating layer 102 may be formed over only one of the surfaces of the semiconductor substrate 100.

[0070]

As an example of formation conditions of the thermal oxide film, heat treatment is performed at higher than or equal to $700\text{ }^\circ\text{C}$ and lower than or equal to $1100\text{ }^\circ\text{C}$ (typically at approximately $950\text{ }^\circ\text{C}$) in an atmosphere containing HCl at a rate of 0.5 volume% to 10 volume% (preferably 3 volume%) with respect to oxygen. Treatment time may be 0.1 hour to 6 hours, preferably 0.5 hour to 1 hour. The thickness of the

oxide film to be formed can be set in the range of 10 nm to 1100 nm (preferably 50 nm to 150 nm), for example, 100 nm.

[0071]

By such thermal oxidation treatment in an atmosphere containing a halogen
5 element, the oxide film can contain the halogen element. By containing the halogen
element at a concentration of 1×10^{17} atoms/cm³ to 1×10^{21} atoms/cm³, the oxide film
captures heavy metal that is an extrinsic impurity (e.g., Fe, Cr, Ni, or Mo), so that
contamination of the semiconductor layer to be formed later can be prevented.

[0072]

10 Further, the insulating layer 102 containing a halogen element such as chlorine
can serve to getter impurities (e.g., mobile ions of Na or the like) which adversely affect
the semiconductor substrate 100. Specifically, by heat treatment which is performed
after the insulating layer 102 is formed, impurities contained in the semiconductor
substrate 100 are separated out to the insulating layer 102, reacted with the halogen
15 atom (e.g., a chlorine atom), and captured. Accordingly, the impurities captured in the
insulating layer 102 can be fixed and prevented from contaminating the semiconductor
substrate 100. Further, when the insulating layer 102 is bonded to a glass substrate, the
insulating layer 102 can also function as a film for fixing impurities such as Na
contained in glass.

20 [0073]

In particular, the inclusion of halogen such as chlorine in the insulating layer
102 by heat treatment in an atmosphere containing halogen is effective in removing
contaminants of the semiconductor substrate when cleaning of the semiconductor
substrate 100 is insufficient or when the semiconductor substrate 100 is repeatedly
25 subjected to reprocessing treatment and used.

[0074]

Moreover, the halogen element contained in the oxidation treatment
atmosphere terminates defects on the surface of the semiconductor substrate 100; as a
result, the local level density of an interface between the oxide film and the
30 semiconductor substrate 100 can be reduced.

[0075]

The halogen element contained in the insulating layer 102 makes distortions in

the insulating layer 102. As a result, water absorption rate of the insulating layer 102 is improved and diffusion rate of water is increased. That is, when water is present on the surface of the insulating layer 102, the water present on the surface can be rapidly absorbed and diffused into the insulating layer 102.

5 [0076]

In the case of using, as a base substrate, a glass substrate which contains impurities which decrease reliability of a semiconductor device, such as alkali metal or alkaline earth metal, the insulating layer 102 preferably includes at least one or more films which can prevent the impurities in the base substrate from diffusing into the
10 semiconductor layer of the SOI substrate. Examples of such a film include a silicon nitride film, a silicon nitride oxide film, and the like. With such a film included in the insulating layer 102, the insulating layer 102 can function as a barrier film (also referred to as a blocking film).

[0077]

15 For example, a silicon nitride film can be formed using a mixed gas of silane and ammonium by a vapor deposition method such as a plasma CVD method. In addition, for example, a silicon nitride oxide can be formed using a mixed gas of silane, ammonia, and dinitrogen monoxide by a vapor deposition method such as a plasma CVD method.

20 [0078]

For example, in the case of forming a barrier film having a single-layer structure as the insulating layer 102, the insulating layer 102 can be formed using a silicon nitride film or a silicon nitride oxide film with a thickness of greater than or equal to 15 nm and less than or equal to 300 nm.

25 [0079]

In the case of forming a two-layer barrier film as the insulating layer 102, the upper layer is formed using an insulating film with a high barrier property. An insulating film of the upper layer can be formed using, for example, a silicon nitride film or a silicon nitride oxide film having a thickness of 15 nm to 300 nm. These films
30 have a high blocking effect for preventing impurity diffusion, but their internal stress is also high. Therefore, as an insulating film of the lower layer that is in contact with the semiconductor substrate 100, a film that has an effect of relieving the stress of the

insulating film of the upper layer is preferably selected. As the insulating film with an effect of relieving the stress of the insulating film of the upper layer, a silicon oxide film, a silicon oxynitride film, a thermal oxide film formed by thermally oxidizing the semiconductor substrate 100, and the like are given. The thickness of the insulating
5 film of the lower layer can be greater than or equal to 5 nm and less than or equal to 200 nm.

[0080]

For example, in order for the insulating layer 102 to function as a barrier film, the insulating layer 102 is preferably formed using a combination of a silicon oxide film
10 and a silicon nitride film, a silicon oxynitride film and a silicon nitride film, a silicon oxide film and a silicon nitride oxide film, a silicon oxynitride film and a silicon nitride oxide film, or the like.

[0081]

Next, the semiconductor substrate 100 is irradiated with an ion beam
15 containing ions accelerated by an electric field through the insulating layer 102, as indicated by arrows. Thus, the embrittlement region 104 is formed in a region at a desired depth from the surface of the semiconductor substrate 100 (see FIG 3C and the step A-3 in FIG 6). The depth at which the embrittlement region 104 is formed is substantially the same as the average penetration depth of the ions, and can be adjusted
20 by the acceleration energy of the ion beam and the incident angle of the ion beam. In addition, the acceleration energy can be adjusted by acceleration voltage, dosage, or the like. The thickness of a semiconductor layer 124 which is separated from the semiconductor substrate 100 later is determined by the depth at which the embrittlement region 104 is formed. The depth at which the embrittlement region 104 is formed can
25 be set in the range of, for example, greater than or equal to 10 nm and less than or equal to 500 nm, preferably greater than or equal to 50 nm and less than or equal to 200 nm from the surface of the semiconductor substrate 100; for example, the depth is preferably approximately 100 nm from the surface of the semiconductor substrate 100. Note that irradiation with ions is performed after formation of the insulating layer 102
30 in this embodiment; however, without being limited thereto, the irradiation with ions may be performed before the formation of the insulating layer 102.

[0082]

The embrittlement region 104 can be formed by ion doping treatment. The ion doping treatment can be performed with an ion doping apparatus. A typical example of an ion doping apparatus is a non-mass-separation apparatus with which an object placed in a chamber is irradiated with all ion species generated by excitation of a process gas into plasma. The non-mass-separation apparatus is an apparatus with which an object is irradiated with all ion species without mass separation of ion species in plasma.

[0083]

Main components of an ion doping apparatus are as follows: a chamber in which an object is placed; an ion source for generating desired ions; and an acceleration mechanism for acceleration of ions for irradiation therewith. The ion source includes a gas supply device which supplies a source gas to generate desired ion species, an electrode for exciting the source gas to generate plasma, and the like. As the electrode for generating plasma, a capacitively-coupled high-frequency discharge electrode, a filament electrode, or the like is used. The acceleration mechanism includes electrodes such as an extraction electrode, an acceleration electrode, a deceleration electrode, and a ground electrode; a power source for supplying power to these electrodes; and the like. These electrodes included in the acceleration mechanism are provided with a plurality of openings or slits, through which ions that are generated from the ion source are accelerated. Note that components of the ion doping apparatus are not limited to those described above and may be changed as needed.

[0084]

In this embodiment, the case where ions generated from a hydrogen gas are added to the semiconductor substrate 100 with an ion doping apparatus is described. A hydrogen-containing gas such as H_2 is supplied as a plasma source gas. A hydrogen gas is excited to generate plasma, ions contained in plasma are accelerated without mass separation, and the semiconductor substrate 100 is irradiated with the accelerated ions.

[0085]

In the above ion addition treatment, the percentage of H_3^+ ions to the total amount of ion species (H^+ , H_2^+ , and H_3^+) that are generated from a hydrogen gas is set to 50 % or higher. Preferably, the percentage of H_3^+ ions is set to 80 % or higher.

This is because increase in the percentage of H_3^+ ions in plasma enables hydrogen ions to be efficiently added to the semiconductor substrate 100. Note that the mass of an H_3^+ ion is three times as large as that of an H^+ ion; therefore, when one hydrogen atom is added to a depth, the acceleration voltage for an H_3^+ ion can be three times as high as that of an H^+ ion. For this reason, the takt time in the ion irradiation step can be shortened, and productivity and throughput can be improved. By irradiation with ions having the same mass, ions can be added in a concentrated manner to the same depth in the semiconductor substrate 100.

[0086]

10 Ion doping apparatuses are inexpensive and excellent in use for large-area treatment. Therefore, by irradiation with H_3^+ ions using an ion doping apparatus, significantly large effects such as improvement in semiconductor characteristics, increase in area, reduction in cost, and improvement in productivity can be obtained. Further, in the case where an ion doping apparatus is used, heavy metal may also be introduced at the time of the ion irradiation; however, by irradiation with ions through the insulating layer 102 containing chlorine atoms, the semiconductor substrate 100 can be prevented from being contaminated by the heavy metal.

[0087]

20 Further, the embrittlement region 104 may be formed by ion implantation treatment using an ion implantation apparatus. The ion implantation apparatus is a mass-separation apparatus with which an object that is placed in a chamber is irradiated with a specific ion species through mass separation of a plurality of ion species that are generated by plasma excitation of a source gas. In the case of using an ion implantation apparatus, H^+ ions, H_2^+ ions, and H_3^+ ions which are generated by excitation of a hydrogen gas or PH_3 are mass-separated, and the semiconductor substrate 100 is irradiated with any of these ions.

[0088]

30 With an ion implantation apparatus, the semiconductor substrate 100 can be irradiated with one kind of ions and ions can be added in a concentrated manner to the same depth of the semiconductor substrate 100. Therefore, the profile of the added ions can be sharpened, and thus the surface planarity of the semiconductor layer to be

separated can be easily increased. Moreover, the ion implantation apparatus is preferable because, owing to its electrode structure, contamination by heavy metal is relatively low and thus deterioration of characteristics of the semiconductor layer can be suppressed.

5 [0089]

Next, the semiconductor substrate 100 over which the insulating layer 102 is formed is cleaned. This cleaning step can be performed by ultrasonic cleaning with the use of pure water, by two-fluid jet cleaning with the use of pure water and nitrogen, or the like. The ultrasonic cleaning is preferably megahertz ultrasonic cleaning
10 (megasonic cleaning). After the above ultrasonic cleaning or the two-fluid jet cleaning, the semiconductor substrate 100 may be further cleaned with ozone water. By the cleaning with ozone water, removal of organic substances and surface activation treatment for improving the hydrophilicity of a surface of the insulating layer 102 can be performed.

15 [0090]

The surface activation of the insulating layer 102 can be performed by irradiation treatment with an atomic beam or an ion beam, ultraviolet treatment, ozone treatment, plasma treatment, plasma treatment with bias application, or radical treatment instead of the cleaning with ozone water (see the step A-4 in FIG 6). In the case of
20 using an atomic beam or an ion beam, an inert gas neutral atom beam or an inert gas ion beam of argon or the like can be used.



[0091]

Here, an example of ozone treatment is described. For example, the ozone treatment can be performed on a surface of an object by irradiation with ultraviolet
25 (UV) rays in an atmosphere containing oxygen. The ozone treatment in which irradiation with ultraviolet rays is performed in an atmosphere containing oxygen is also called UV ozone treatment, ultraviolet ozone treatment, or the like. In an atmosphere containing oxygen, irradiation with ultraviolet light having a wavelength of less than 200 nm and ultraviolet light having a wavelength of greater than or equal to 200 nm is
30 performed, whereby ozone can be generated and singlet oxygen can be generated by ozone. In addition, irradiation with ultraviolet light having a wavelength of less than 180 nm is performed, whereby ozone can be generated and singlet oxygen can be

generated by ozone.

[0092]

Examples of reactions which occur by performing irradiation with light having a wavelength of less than 200 nm and light having a wavelength of greater than or equal to 200 nm in an atmosphere containing oxygen are described below.





[0093]

In the reaction formula (1), by irradiation with light (I_{w_1}) having a wavelength (λ_1 nm) of less than 200 nm in an atmosphere containing oxygen (O_2), oxygen atoms ($O(^3P)$) in a ground state are generated. Then, in the reaction formula (2), the oxygen atom ($O(^3P)$) in a ground state and oxygen (O_2) react with each other; accordingly, ozone (O_3) is generated. Then, in the reaction formula (3), irradiation with light ($h\nu_2$) having a wavelength (λ_2 nm) of greater than or equal to 200 nm in an atmosphere containing generated ozone (O_3) is performed to generate singlet oxygen $O(^1D)$ in an excited state. In an atmosphere containing oxygen, irradiation with ultraviolet light having a wavelength of less than 200 nm is performed to generate ozone while irradiation with ultraviolet light having a wavelength of greater than or equal to 200 nm is performed to generate singlet oxygen by decomposing ozone. The ozone treatment described above, for example, can be performed by irradiation using a low-pressure mercury lamp ($\lambda_1 = 185$ nm, $\lambda_2 = 254$ nm) in an atmosphere containing oxygen.

[0094]

In addition, examples of reactions which occur by performing irradiation with light having a wavelength of less than 180 nm in an atmosphere containing oxygen are described.



[0095]

In the above reaction formula (4), irradiation with light ($h\nu_3$) having a

wavelength (λ_3 nm) of less than 180 nm in an atmosphere containing oxygen (O_2) is performed to generate singlet oxygen ($O(^1D)$) in an excited state and an oxygen atom ($O(^3P)$) in a ground state. Next, in the reaction formula (5), an oxygen atom ($O(^3P)$) in a ground state and oxygen (O_2) are reacted with each other to generate ozone (O_3). In the reaction formula (6), irradiation with light ($h\nu_3$) having a wavelength (λ_3 nm) of less than 180 nm in an atmosphere containing generated ozone (O_3) is performed to generate singlet oxygen in an excited state and oxygen. In an atmosphere containing oxygen, irradiation with ultraviolet light having a wavelength of less than 180 nm is performed to generate ozone and to generate singlet oxygen by decomposing ozone or oxygen.

10 The ozone treatment described above, for example, can be performed by irradiation using a Xe excimer UV lamp ($\lambda_3 = 172$ nm) in an atmosphere containing oxygen.

[0096]

Chemical bonding of an organic substance attached to a surface of an object is cleaved by irradiation with the light having a wavelength of less than 200 nm, and the organic substance attached to the surface of the object or the organic substance whose chemical bonding is cleaved can be removed by oxidative decomposition with ozone or singlet oxygen generated by ozone. By performing such ozone treatment as described above, a hydrophilicity and purity of the surface of the object can be increased, and favorable bonding can be performed.

20 [0097]

In an atmosphere containing oxygen, ozone is generated by performing irradiation with ultraviolet rays. Ozone is effective in removal of the organic substance attached to the surface of the object. In addition, singlet oxygen is effective in removal of the organic substance attached to the surface of the object as much as or more than ozone. Ozone and singlet oxygen are examples of oxygen in an active state, and collectively referred to as active oxygen. As described with the above reaction formulae and the like, since there are a reaction where ozone is generated in generating singlet oxygen and a reaction where singlet oxygen is generated by ozone, such reactions including a reaction to which singlet oxygen contributes are referred to as ozone treatment here for convenience.

30 [0098]

<Treatment for base substrate

Next, a process of preparing for bonding the base substrate 120 to the semiconductor substrate 100 is described. This process relates to treatment for the base substrate 120 and corresponds to Process B in FIG. 6.

5 [0099]

First, the base substrate 120 is prepared (see the step B-I in FIG. 6). As the base substrate 120, a variety of glass substrates used in the electronics industry, such as a substrate of aluminosilicate glass, barium borosilicate glass, or aluminoborosilicate glass; a quartz substrate; a ceramic substrate; a sapphire substrate; or the like can be used. Further, a ceramic substrate which contains silicon nitride and aluminum nitride as its main components and whose coefficient of thermal expansion is close to that of silicon may be used. In addition, as the base substrate 120, a single crystal semiconductor substrate (e.g., a single crystal silicon substrate) or a polycrystalline semiconductor substrate (e.g., a polycrystalline silicon substrate) may be used. For example, a polycrystalline silicon substrate has advantages of being less expensive than a single crystal silicon substrate and having higher heat resistance than a glass substrate.

10
15
[0100]

In the case where a glass substrate is used as the base substrate 120, for example, a mother glass substrate which is developed for manufacturing liquid crystal panels is preferably used. As a mother glass substrate, substrates having the following sizes are known: the third generation (550 mm x 650 mm), the 3.5-th generation (600 mm x 720 mm), the fourth generation (680 mm x 880 mm or 730 mm x 920 mm), the fifth generation (1100 mm x 1300 mm), the sixth generation (1500 mm x 1850 mm), the seventh generation (1870 mm x 2200 mm), the eighth generation (2200 mm x 2400 mm), the ninth generation (2400 mm x 2800 mm), the tenth generation (2850 mm x 3050 mm), and the like. By manufacturing an SOI substrate with the use of a large-sized mother glass substrate as the base substrate 120, the SOI substrate can have a large area. Increase in the area of the SOI substrate allows many ICs to be manufactured all at once, and thus the number of semiconductor devices manufactured from one substrate is increased; therefore, productivity can be dramatically increased.

20
25
30
[0101]

Further, an insulating layer 122 is preferably formed over the base substrate 120 (see the step B-2 in FIG. 6). Needless to say, the insulating layer 122 is not necessarily provided over the base substrate 120; however, by forming a silicon nitride film, a silicon nitride oxide film, an aluminum nitride film, an aluminum nitride oxide film, or the like, which functions as a barrier film, over the base substrate 120 as the insulating layer 122 for example, impurities such as alkali metal or alkaline earth metal in the base substrate 120 can be prevented from entering the semiconductor substrate 100.

[0102]

10 Since the insulating layer 122 is used as a bonding layer, a surface of the insulating layer 122 is preferably planarized in order to avoid defective bonding. Specifically, the insulating layer 122 is formed to have an average surface roughness (Ra) of 0.50 nm or less and a root-mean-square roughness (Rms) of 0.60 nm or less, preferably, an average surface roughness of 0.35 nm or less and a root-mean-square roughness of 0.45 nm or less. The thickness can be set as appropriate in the range of greater than or equal to 10 nm and less than or equal to 200 nm, preferably greater than or equal to 50 nm and less than or equal to 100 nm.

[0103]

A surface of the base substrate 120 is cleaned before the bonding. The surface of the base substrate 120 is preferably cleaned with a sulfuric acid/hydrogen peroxide mixture (SPM), an ammonium hydroxide/hydrogen peroxide mixture (APM), a hydrochloric acid/hydrogen peroxide mixture (HPM), dilute hydrogen fluoride (DHF), a mixed solution of hydrofluoric acid, hydrogen peroxide water, and pure water (FPM), or the like, in a manner similar to that of the semiconductor substrate 100. Further, megahertz ultrasonic cleaning, two-fluid jet cleaning, cleaning with ozone water, or the like can be performed. In a manner similar to that of the insulating layer 102, surface activation treatment such as irradiation treatment with an atomic beam or an ion beam, ultraviolet treatment, ozone treatment, plasma treatment, plasma treatment with bias application, or radical treatment is preferably performed on the surface of the insulating layer 122 before the bonding (see the step B-3 in FIG. 6).

[0104]

<Bonding and separation of semiconductor substrate>

Next, a process of bonding the semiconductor substrate 100 to the base substrate 120 and separating the semiconductor substrate 100 into the semiconductor layer 124 and the semiconductor substrate 121 is described. This process corresponds to Process C in FIG 6.

5 [0105]

First, the semiconductor substrate 100 processed through the above process is bonded to the base substrate 120 (see FIG 4A and the step C-I in FIG 6). Here, the semiconductor substrate 100 and the base substrate 120 are bonded to each other with the insulating layer 102 and the insulating layer 122 interposed therebetween; however,
10 this embodiment is not limited to this structure in the case where the insulating layers are not formed.

[0106]

The bonding can be performed by applying pressure of approximately 0.001 N/cm² to 100 N/cm², preferably approximately 1 N/cm² to 20 N/cm² to one part at
15 end of the base substrate 120 so that bonding surfaces are close to each other. When pressure is applied so that the semiconductor substrate 100 approaches or closely attached to the base substrate 120, bonding of the substrates starts and spreads spontaneously to the entire surface. In this manner, the bonding between the base substrate 120 and the semiconductor substrate 100 is completed. This bonding is
20 based on a principle of the Van der Waals force or the like, and strong bonding can be achieved even at room temperature.

[0107]

Note that a region called an edge roll off region exists in a peripheral portion of the semiconductor substrate 100. In the edge roll off region, the semiconductor
25 substrate 100 (the insulating layer 102) is not in contact with the base substrate 120 (the insulating layer 122) in some cases. Also in a chamfer portion which exists outside the edge roll off region (on an end side of the semiconductor substrate 100), the base substrate 120 and the semiconductor substrate 100 are not in contact with each other.

[0108]

30 In a CMP method used for manufacturing the semiconductor substrate 100, owing to its principle, polishing tends to progress in the peripheral portion of the semiconductor substrate at higher speed than in a central portion thereof. Accordingly,

in the peripheral portion of the semiconductor substrate 100, a region where the thickness of the semiconductor substrate 100 is smaller than that in the central portion and the planarity is low is formed. This is the region called an edge roll off region. Even in the case where an end portion of the semiconductor substrate 100 is not
5 chamfered, bonding with the base substrate 120 is not performed in such an edge roll off region in some cases.

[0109]

In the case where a plurality of semiconductor substrates 100 are bonded to one base substrate 120, pressure is preferably applied to each of the semiconductor
10 substrates 100. This is because a semiconductor substrate 100 which is not in contact with the base substrate 120 may be formed due to differences in the thickness of the semiconductor substrates 100. Note that even in the case where there are slight differences in the thickness of the semiconductor substrates 100, bonding can be favorably performed when the semiconductor substrates 100 can be closely attached to
15 the base substrate 120 owing to bend of the base substrate 120 or the like; therefore, this embodiment is not limited thereto.

[0110]

After the semiconductor substrate 100 is bonded to the base substrate 120, heat treatment for increasing the bonding strength is preferably performed (see the step C-2
20 in FIG 6). The temperature of the heat treatment is preferably set to a temperature at which a crack is not caused in the embrittlement region 104, for example, higher than or equal to 200 °C and lower than or equal to 450 °C. Alternatively, when the semiconductor substrate 100 is bonded to the base substrate 120 while being heated in this temperature range, a similar effect can be obtained. Note that it is preferable that
25 the above heat treatment be successively performed in an apparatus or a place where the bonding has been performed. This is for prevention of separation of the substrates owing to transportation thereof before the heat treatment.

[0111]

Note that when a particle or the like is attached to the bonding surface in
30 bonding the semiconductor substrate 100 to the base substrate 120, the portion where the particle or the like is attached is not bonded. In order to avoid attachment of a particle, the semiconductor substrate 100 and the base substrate 120 are preferably

bonded in a treatment chamber where air tightness is secured. At the time of bonding the semiconductor substrate 100 to the base substrate 120, the process chamber may be in a state of reduced pressure (e.g., approximately 5.0×10^{-3} Pa) so that the atmosphere of the bonding treatment is cleaned.

5 [0112]

Next, heat treatment is performed so that the semiconductor substrate 100 is separated along the embrittlement region 104, and thus the semiconductor layer 124 is formed over the base substrate 120 while the semiconductor substrate 121 is formed (see FIG. 4B and the step C-3 in FIG. 6). Since the semiconductor substrate 100 and the base substrate 120 are bonded to each other in a region other than the edge roll off region and the chamfer portion, the semiconductor layer 124 which is separated from the semiconductor substrate 100 is fixed over the base substrate 120.

[0113]

Here, the heat treatment for separating the semiconductor layer 124 is performed at a temperature below the strain point of the base substrate 120. This heat treatment can be performed using a rapid thermal anneal (RTA) apparatus, a resistance heating furnace, a microwave heating apparatus, or the like. Examples of RTA apparatuses include a gas rapid thermal anneal (GRTA) apparatus, a lamp rapid thermal anneal (LRTA) apparatus, and the like. In the case of using a GRTA apparatus, the temperature can be set at higher than or equal to 550°C and lower than or equal to 650°C , and the treatment time can be set to longer than or equal to 0.5 minute and shorter than or equal to 60 minutes. In the case of using a resistance heating furnace, the temperature can be set at higher than or equal to 200°C and lower than or equal to 650°C , and the treatment time can be set to longer than or equal to 2 hours and shorter than or equal to 4 hours. Further, after the semiconductor layer 124 is separated, heat treatment may be performed at a temperature of 500°C or higher so that the concentration of hydrogen that remains in the semiconductor layer 124 is reduced.

[0114]

Further, the above heat treatment may be performed by irradiation with a microwave or the like. As a specific example, the semiconductor substrate 100 can be separated by being irradiated with a 2.45 GHz of microwave at 900 W for

approximately 5 minutes to 30 minutes.

[0115]

In interfaces along which the semiconductor layer 124 and the semiconductor substrate 121 have been separated, the semiconductor region 129 to which ions are added and a semiconductor region 133 to which ions are added are left. These regions correspond to the embrittlement region 104 before the separation. Therefore, the semiconductor region 129 and the semiconductor region 133 include a lot of hydrogen and crystal defects.

[0116]

Further, the projection 126 exists in a region of the semiconductor substrate 121, in which the bonding is not performed (specifically a region corresponding to the edge roll off region and the chamfer portion of the semiconductor substrate 100). The projection 126 includes the semiconductor region 127 to which ions are added, the unseparated semiconductor region 125, and the insulating layer 123. The semiconductor region 127, as well as the semiconductor region 129 and the like, has been part of the embrittlement region 104, and thus includes a lot of hydrogen and crystal defects. In addition, the semiconductor region 125 includes less hydrogen than the semiconductor region 127 or the like but includes crystal defects due to addition of ions or the like.

[0117]

<Treatment for semiconductor layer>

Next, a process of planarizing a surface of the semiconductor layer 124 which is bonded to the base substrate 120 to recover crystallinity is described. This process corresponds to Process D in FIG. 6.

[0118]

The semiconductor region 133 over the semiconductor layer 124 which is closely attached to the base substrate 120 has crystal defects and the planarity is lowered owing to formation of the embrittlement region 104 and separation of the semiconductor substrate 100 along the embrittlement region 104. Therefore, the semiconductor region 133 may be removed by polishing or the like so that the surface of the semiconductor layer 124 is planarized (see FIG. 4C and the step D-I in FIG. 6). The planarization is not necessarily performed; however, the planarization enables

improvement in characteristics of an interface between the semiconductor layer and a layer (e.g., an insulating layer) formed on a surface of the semiconductor layer in a later step. Specifically, polishing can be performed by chemical mechanical polishing (CMP), liquid jet polishing, or the like. Here, simultaneously with the removal of the semiconductor region 133, the semiconductor layer 124 is polished to be a thin film in some cases.

[0119]

Further, the semiconductor region 133 can be removed by etching so that the semiconductor layer 124 is planarized. The above etching can be performed by a dry etching method such as a reactive ion etching (RIE) method, an inductively coupled plasma (ICP) etching method, an electron cyclotron resonance (ECR) etching method, a parallel plate (capacitively coupled) etching method, a magnetron plasma etching method, a dual-frequency plasma etching method, or a helicon wave plasma etching method. Note that both the polishing and the etching may be employed so that the semiconductor region 133 is removed and the surface of the semiconductor layer 124 is planarized.

[0120]

Furthermore, by the polishing and the etching, in addition to the planarization of the surface of the semiconductor layer 124, the semiconductor layer 124 can be reduced in thickness so as to have a thickness which is suitable for the semiconductor element that is completed later.

[0121]

Laser irradiation may be performed on the semiconductor region 133 and the semiconductor layer 124 in order to reduce crystal defects and improve the planarity (see the step D-2 in FIG 6).

[0122]

In the case where the semiconductor region 133 is removed and the surface of the semiconductor layer 124 is planarized by dry etching before the laser irradiation, defects might occur in the vicinity of the surface of the semiconductor layer 124. However, by the above laser irradiation, such defects can be repaired.

[0123]

Since increase in the temperature of the base substrate 120 can be suppressed in

the laser irradiation step, a substrate having low heat resistance can be used as the base substrate 120. It is preferable that the semiconductor region 133 be completely melted and the semiconductor layer 124 be partially melted by the laser irradiation. This is because when the semiconductor layer 124 is completely melted, recrystallization of the semiconductor layer 124 is accompanied with disordered nucleation of the semiconductor layer 124 in a liquid phase and the crystallinity of the semiconductor layer 124 is lowered. By partially melting the semiconductor layer 124, crystal growth progresses from a solid phase portion which is not melted; thus, crystal defects in the semiconductor layer 124 are reduced and the crystallinity is recovered. Note that complete melting of the semiconductor layer 124 indicates that the semiconductor layer 124 is melted up to the interface between the semiconductor layer 124 and the insulating layer 102 to be in a liquid state. On the other hand, partial melting of the semiconductor layer 124 indicates that a part of the semiconductor layer 124 (here an upper layer) is melted to be in a liquid phase while another part thereof (here a lower layer) remains in a solid phase.

[0124]

After the laser irradiation, the surface of the semiconductor layer 124 may be etched. In this case, before the laser irradiation, the semiconductor region 133 may be etched or may not be etched. By this etching, the surface of the semiconductor layer 124 is planarized, and the semiconductor layer 124 can be reduced in thickness so as to have a thickness which is suitable for the semiconductor element that is completed later.

[0125]

After the laser irradiation, the semiconductor layer 124 is preferably subjected to heat treatment at higher than or equal to 500 °C and lower than or equal to 650 °C (see the step D-3 in FIG 6). By this heat treatment, defects in the semiconductor layer 124 can be further reduced and distortion of the semiconductor layer 124 can be alleviated. For the heat treatment, a rapid thermal annealing (RTA) apparatus, a resistance heating furnace, a microwave heating apparatus, or the like can be used. Examples of RTA apparatuses include a gas rapid thermal anneal (GRTA) apparatus, a lamp rapid thermal anneal (LRTA) apparatus, and the like. For example, when a resistance heating furnace is used, the heat treatment may be performed approximately

at 600 °C for 4 hours.

[0126]

When the SOI substrate obtained through the above process is used for a subsequent process of manufacturing a semiconductor device, various kinds of semiconductor devices can be manufactured (see FIG 6).

[0127]

<Reprocessing treatment for semiconductor substrate>

Next, a process of performing reprocessing treatment on the semiconductor substrate 121 and manufacturing a reprocessed semiconductor substrate is described. This process corresponds to Process E in FIG. 6. Note that the above embodiments can be referred to for details of this process and only the outline is described here.

[0128]

The projection 126 is formed in the peripheral portion of the semiconductor substrate 121 (see FIG 5A). The projection 126 includes the semiconductor region 127 to which ions are added, the unseparated semiconductor region 125, and the insulating layer 123. The semiconductor region 125 and the semiconductor region 127 include crystal defects due to the above ion irradiation. The semiconductor region 129 of the semiconductor substrate 121 also includes crystal defects and the planarity of the semiconductor region 129 is lowered. Therefore, the semiconductor region 125, the semiconductor region 127, and the semiconductor region 129 can be collectively referred to as damaged semiconductor regions.

[0129]

The first etching treatment is performed on the semiconductor substrate 121, and the insulating layer 123 of the semiconductor substrate 121 is removed (see FIG 5B and the step E-I in FIG 6). The above embodiments may be referred to for details of this step.

[0130]

Next, the second etching treatment is performed, so that the semiconductor region 125 and the semiconductor region 127 which are included in the projection 126 of the semiconductor substrate 121 are selectively removed and the reprocessed semiconductor substrate 132 is formed (see FIG 5C and the step E-2 in FIG 6). At this time, the semiconductor region 129 is also removed. The above embodiments can

also be referred to for details of this step.

[0131]

Here, in the case where the planarity of the semiconductor substrate 121 after the second etching treatment is not enough, the semiconductor substrate 121 can be planarized by polishing (see the step E-3 in FIG 6). The above embodiments can be referred to for details.

[0132]

Thus, by polishing treatment after the projection 126 is removed from the semiconductor substrate 121 through the first etching treatment and the second etching treatment, the reprocessed semiconductor substrate 132 can have high planarity.

[0133]

In the above manner, the semiconductor substrate 121 is reprocessed into the reprocessed semiconductor substrate 132. The obtained reprocessed semiconductor substrate 132 can be reused as the semiconductor substrate 100 in Process A.

[0134]

As described in this embodiment, the semiconductor substrate processed through the reprocessing treatment process is repeatedly used, whereby manufacturing cost for an SOI substrate can be reduced. In particular, when the method described in this embodiment or the like is employed, a damaged semiconductor region can be selectively removed; therefore, the amount of the semiconductor removed by the reprocessing treatment can be reduced and a sufficient number of times of reprocessing can be secured.

[0135]

The structure described in this embodiment can be used in appropriate combination with the structure described in any of the other embodiments.

[0136]

[Embodiment 4]

In this embodiment, the case where an SOI substrate is manufactured using a silicon substrate with high heat resistance or the like as a base substrate will be described. Note that a method described in this embodiment is common to the above embodiment in many points. Therefore, different points will be mainly described in this embodiment. Drawings will not be particularly shown in this embodiment

because those of the above embodiment can be commonly used.

[0137]

<Treatment for semiconductor substrate>

In a semiconductor substrate that is used as a bond substrate, an insulating
5 layer and an embrittlement region are formed. Treatment for the semiconductor
substrate, which includes the formation of the insulating layer and the embrittlement
region, is similar to that in the above embodiment. Therefore, description in the above
embodiment may be referred to for such treatment.

[0138]

10 <Treatment for base substrate>

In this embodiment, a substrate with high heat resistance is used as a base
substrate. Examples of a substrate with high heat resistance include a quartz substrate,
a sapphire substrate, semiconductor substrates (e.g., a single crystal silicon substrate and
a polycrystalline silicon substrate), and the like. In this embodiment, the case where a
15 single crystal silicon substrate is used as the base substrate is described.

[0139]

A typical example of a single crystal silicon substrate is a circular substrate
which is 5 inches (125 mm) in diameter, 6 inches (150 mm) in diameter, 8 inches (200
mm) in diameter, 12 inches (300 mm) in diameter, or 16 inches (400 mm) in diameter.
20 Note that the shape is not limited to the circular shape, and a silicon substrate which is
processed into a rectangular shape or the like can also be used. In the description
given below, the case where a rectangular single crystal silicon substrate is used as the
base substrate is described. Note that the size of the base substrate may be
substantially the same as or different from that of the bond substrate.

25 [0140]

Note that a surface of the base substrate is preferably cleaned using a sulfuric
acid/hydrogen peroxide mixture (SPM), an ammonium hydroxide/hydrogen peroxide
mixture (APM), a hydrochloric acid/hydrogen peroxide mixture (HPM), dilute
hydrofluoric acid (DHF), or the like, as appropriate. Further, dilute hydrofluoric acid
30 and ozone water may be discharged alternately to clean the surface of the base substrate.

[0141]

An insulating layer may be formed over the base substrate. In the case where

an insulating layer is formed over the base substrate, an insulating layer on the bond substrate side can be omitted. The insulating layer may be formed using a single insulating film or a stacked layer including a plurality of insulating films. The insulating layer can be formed using an insulating film which contains silicon as a component, such as a silicon oxide film, a silicon nitride film, a silicon oxynitride film,
5 or a silicon nitride oxide film.

[0142]

For example, the above insulating layer can be formed by thermal oxidation treatment. Although dry oxidation is preferably employed as the thermal oxidation
10 treatment, the thermal oxidation treatment may be performed in an oxidation atmosphere to which a halogen-containing gas is added. As the halogen-containing gas, one or plural kinds of gases selected from HCl, HF, NF₃, HBr, Cl₂, ClF₃, BCl₃, F₂, Br₂, and the like can be used.

[0143]

The surface of the base substrate is cleaned before bonding. The surface of
15 the base substrate can be cleaned with chlorine acid and hydrogen peroxide water or by megahertz ultrasonic cleaning, two-fluid jet cleaning, cleaning with ozone water, or the like. Further, the bonding may be performed after the surface is subjected to surface activation treatment such as irradiation treatment with an atomic beam or an ion beam,
20 ultraviolet treatment, ozone treatment, plasma treatment, plasma treatment with bias application, or radical treatment.

[0144]

<Bonding and separation of semiconductor substrate>

Next, the semiconductor substrate (the bond substrate) and the base substrate
25 are bonded to each other, and the semiconductor substrate is separated. Accordingly, a semiconductor layer is formed over the base substrate. The above embodiment can be referred to for details of this process.

[0145]

In this embodiment, the single crystal silicon substrate with high heat
30 resistance is used as the base substrate. Therefore, the upper limit of the temperature of various heat treatments can be raised up to the vicinity of a melting point of the single crystal silicon substrate.

[0146]

For example, the upper limit of the temperature of heat treatment for separating the semiconductor substrate can be set at approximately 1200 °C. When the temperature of the heat treatment is set at 700 °C or higher, bonding strength with the base substrate can be further increased.

[0147]

<Treatment for semiconductor layer>

Next, a surface of the semiconductor layer bonded to the base substrate is planarized, and the crystallinity is recovered.

10 [0148]

In the semiconductor layer which is closely attached to the base substrate, crystal defects due to formation of the embrittlement region and separation of the semiconductor substrate along the embrittlement region are formed, and the planarity of the semiconductor layer is lowered. Therefore, heat treatment is preferably performed to reduce the crystal defects and to improve the planarity of the surface. The heat treatment is preferably performed under the temperature condition of 800 °C to 1300 °C, typically 850 °C to 1200 °C. When heat treatment is performed under such a relatively high temperature condition, crystal defects can be sufficiently reduced and the planarity of the surface can be improved.

20 [0149]

For the heat treatment, a rapid thermal anneal (RTA) apparatus, a resistance heating furnace, a microwave heating apparatus, or the like can be used. For example, in the case of using a resistance heating furnace, the heat treatment may be performed approximately at 950 °C to 1150 °C for 1 minute to 4 hours. Note that the heat treatment for separating the semiconductor substrate, if performed at higher temperature, can be performed instead of this heat treatment.

[0150]

The semiconductor layer may be irradiated with a laser beam before or after the heat treatment. By the laser irradiation, crystal defects that cannot be repaired by the heat treatment can be repaired. The above embodiment can be referred to for details of the laser irradiation.

[0151]

In addition, before or after the heat treatment, a semiconductor region in an upper portion of the semiconductor layer may be removed by polishing or the like so that the surface thereof is planarized. By this planarization treatment, the surface of the semiconductor layer can be further planarized. Specifically, the polishing can be chemical mechanical polishing (CMP), liquid jet polishing, or the like. Note that the semiconductor layer may be reduced in thickness by this treatment in some cases.

[0152]

Alternatively, the semiconductor region in the upper portion of the semiconductor layer can be removed by etching so that the surface thereof is planarized. For the above etching, for example, a dry etching method such as a reactive ion etching (RIE) method, an inductively coupled plasma (ICP) etching method, an electron cyclotron resonance (ECR) etching method, a parallel plate (capacitively coupled) etching method, a magnetron plasma etching method, a dual-frequency plasma etching method, or a helicon wave plasma etching method can be employed. Note that both the polishing and the etching may be used for the planarization.

[0153]

Furthermore, by the polishing and the etching, in addition to the planarization of the surface of the semiconductor layer, the semiconductor layer can be reduced in thickness so as to have a thickness which is suitable for the semiconductor element that is completed later.

[0154]

When the SOI substrate obtained through the above process is used for a subsequent process of manufacturing a semiconductor device, various kinds of semiconductor devices can be manufactured.

[0155]

<Reprocessing treatment of semiconductor substrato

The above embodiment can be referred to for details of reprocessing treatment.

[0156]

As described in this embodiment, the semiconductor substrate processed through the reprocessing treatment process is repeatedly used, whereby manufacturing cost for an SOI substrate can be reduced. In particular, by employing such heat

treatment at high temperature as described in this embodiment, an SOI substrate having favorable characteristics can be manufactured even when there remains a slight defect in the bond substrate.

[0157]

5 The structure described in this embodiment can be used in appropriate combination with the structure described in any of the other embodiments.

[0158]

[Embodiment 5]

10 An example of a semiconductor device which includes the SOI substrate manufactured in either of the above embodiments is illustrated in FIG 7.

[0159]

15 FIG 7 illustrates an example of a semiconductor device including a transistor 280 which is an n-channel thin film transistor and a transistor 281 which is a p-channel thin film transistor. The transistor 280 and the transistor 281 are formed over the base substrate 120 with the insulating layer 102 and the insulating layer 122 interposed therebetween. Various kinds of semiconductor devices can be formed by combining such a plurality of thin film transistors (TFTs). A method for manufacturing the semiconductor device illustrated in FIG 7 is described below.

[0160]

20 First, an SOI substrate is prepared. As the SOI substrate, the SOI substrate manufactured in either of the above embodiments can be used.

[0161]

25 Next, a semiconductor layer is etched to be divided into an island-shaped semiconductor layer 251 and an island-shaped semiconductor layer 252. The semiconductor layer 251 is included in the n-channel TFT, and the semiconductor layer 252 is included in the p-channel TFT.

[0162]

30 An insulating layer 254 is formed over the semiconductor layer 251 and the semiconductor layer 252, and then a gate electrode 255 and a gate electrode 256 are respectively formed over the semiconductor layer 251 and the semiconductor layer 252 with the insulating layer 254 interposed therebetween.

[0163]

In order to control threshold voltage of the TFTs, it is preferable to add an impurity element which serves as an acceptor, such as boron, aluminum, or gallium, or an impurity element which serves as a donor, such as phosphorus or arsenic, to the semiconductor layers. For example, an impurity element which serves as an acceptor
5 is added into a region where the n-channel TFT is to be formed, and an impurity element which serves as a donor is added to a region where the p-channel TFT is to be formed.

[0164]

Next, an n-type low-concentration impurity region 257 is formed in the
10 semiconductor layer 251, and a p-type high-concentration impurity region 259 is formed in the semiconductor layer 252. Specifically, first, the semiconductor layer 252 used for the p-channel TFT is covered with a resist mask and an impurity element is added to the semiconductor layer 251, so that the n-type low-concentration impurity region 257 is formed in the semiconductor layer 251. Phosphorus or arsenic may be
15 added as the impurity element. The gate electrode 255 serves as a mask, whereby the n-type low-concentration impurity region 257 is formed in the semiconductor layer 251 in a self-aligned manner. Further, a region of the semiconductor layer 251, which overlaps with the gate electrode 255, serves as a channel formation region 258. Next, after the mask which covers the semiconductor layer 252 is removed, the semiconductor
20 layer 251 used for the n-channel TFT is covered with a resist mask. Then, an impurity element is added to the semiconductor layer 252. Boron, aluminum, gallium, or the like may be added as the impurity element. Here, the gate electrode 256 functions as a mask, and the p-type high-concentration impurity region 259 is formed in the semiconductor layer 252 in a self-aligned manner. A region of the semiconductor layer
25 252, which overlaps with the gate electrode 256, serves as a channel formation region 260. Note that the method in which the n-type low-concentration impurity region 257 is formed and then the p-type high-concentration impurity region 259 is formed is described in this embodiment; however, the p-type high-concentration impurity region 259 can be formed first.

30 [0165]

Next, after the resist mask which covers the semiconductor layer 251 is removed, an insulating layer having a single-layer structure or a stacked structure,

which includes a nitride such as silicon nitride or an oxide such as silicon oxide, is formed by a plasma CVD method or the like. This insulating layer is anisotropically etched in a perpendicular direction, whereby a sidewall insulating layer 261 and a sidewall insulating layer 262 are formed in contact with side surfaces of the gate electrode 255 and the gate electrode 256, respectively. Note that the insulating layer 254 is also etched by the above anisotropic etching.

[0166]

Next, the semiconductor layer 252 is covered with a resist mask, and an impurity element is added to the semiconductor layer 251 at a high dose. By this treatment, the gate electrode 255 and the sidewall insulating layer 261 serve as masks, and an n-type high-concentration impurity region 267 is formed.

[0167]

After activation treatment (heat treatment) of the impurity elements, an insulating layer 268 containing hydrogen is formed. After the formation of the insulating layer 268, heat treatment is performed at higher than or equal to 350 °C and lower than or equal to 450 °C, whereby hydrogen contained in the insulating layer 268 is diffused into the semiconductor layer 251 and the semiconductor layer 252. The insulating layer 268 can be formed by deposition of silicon nitride or silicon nitride oxide by a plasma CVD method at a process temperature of 350 °C or lower. By supplying hydrogen to the semiconductor layer 251 and the semiconductor layer 252, defects which serve as trapping centers in the semiconductor layer 251, the semiconductor layer 252, or at the interfaces between the semiconductor layers and the insulating layer 254 can be repaired effectively.

[0168]

After that, an interlayer insulating layer 269 is formed. The interlayer insulating layer 269 can be formed to have a single-layer structure or a stacked structure including an insulating film containing an inorganic material such as silicon oxide or borophosphosilicate glass (BPSG), or an insulating film containing an organic material such as polyimide or acrylic. After contact holes are formed in the interlayer insulating layer 269, wirings 270 are formed. For example, the wirings 270 can be formed using a conductive film with a three-layer structure in which a low-resistance

metal film such as an aluminum film or an aluminum alloy film is sandwiched between barrier metal films. The barrier metal films can be formed using molybdenum, chromium, titanium, or the like.

[0169]

5 Through the above process, a semiconductor device having the n-channel TFT and the p-channel TFT can be manufactured. The SOI substrate used for the semiconductor device of this embodiment is manufactured at extremely low cost, as described in the above embodiments. Accordingly, cost for manufacturing the semiconductor device can be reduced.

10 [0170]

Note that the semiconductor device illustrated in FIG 7 and a manufacturing method thereof are described in this embodiment; however, the structure of a semiconductor device of an embodiment of the invention to be disclosed is not limited thereto. The semiconductor device may include a capacitor, a resistor, a photoelectric conversion element, a light-emitting element, or the like in addition to a TFT.

15 [0171]

Note that the structure described in this embodiment can be used in appropriate combination with the structure described in any of the other embodiments.

[Example 1]

20 [0172]

In this example, an insulating layer was removed from a semiconductor substrate formed in manufacturing an SOI substrate, and wet etching was performed on the semiconductor substrate with the use of various kinds of etchants. The results are shown below.

25 [0173]

First, semiconductor substrates used in this example are described.

[0174]

30 In this example, a rectangular single crystal silicon substrate with a size of 5 inches square was employed as the semiconductor substrates. First, thermal oxidation was performed on the semiconductor substrates in an HCl atmosphere to form a thermal oxide film with a thickness of 100 nm on a surface of each of the substrates. The thermal oxidation was performed at 950 °C for 4 hours in a thermal oxidation

atmosphere where the rate of HCl to oxygen was 3 volume%.

[0175]

Next, hydrogen was added to each of the semiconductor substrates through the surface of the thermal oxide film with the use of an ion doping apparatus. In this
5 example, by irradiation with ionized hydrogen, an embrittlement region was formed in each of the semiconductor substrates. The condition of the ion doping was set as follows: the acceleration voltage of 40 kV and the dose of 2.0×10^{16} ions/cm².

[0176]

Then, each of the semiconductor substrates was bonded to a glass substrate
10 with the thermal oxide film interposed therebetween. After that, heat treatment at 200 °C for 120 minutes and then heat treatment at 600 °C for 120 minutes were performed, so that a thin film single crystal silicon layer was separated from each of the semiconductor substrates along the embrittlement region. Accordingly, SOI substrates were manufactured, and at the same time, semiconductor substrates each having a
15 projection in a peripheral portion thereof were formed.

[0177]

Next, treatment performed on the above semiconductor substrates is described.

[0178]

First, in order to remove the insulating layer which was formed to cover each
20 of the semiconductor substrates, the semiconductor substrates were subjected to wet etching treatment using a mixed solution (product name: LAL500, produced by Stella Chemifa Corporation) containing hydrofluoric acid, ammonium fluoride, and a surfactant. At this time, the solution temperature was room temperature and the etching time was 300 seconds.

25 [0179]

Next, the semiconductor substrates from which the insulating layer had been removed were subjected to wet etching with the use of respective etchants of a mixed solution (hereinafter referred to as a mixed solution A) where hydrofluoric acid, nitric acid, and acetic acid were mixed at a volume ratio of 1:3:10; a mixed solution
30 (hereinafter referred to as a mixed solution B) where hydrofluoric acid, nitric acid, and acetic acid were mixed at a volume ratio of 1:100:100; a mixed solution (hereinafter

referred to as a mixed solution C) where hydrofluoric acid, nitric acid, and acetic acid were mixed at a volume ratio of 1:0.1:10; a mixed solution (hereinafter referred to as a mixed solution D) where hydrofluoric acid, nitric acid, and acetic acid were mixed at a volume ratio of 1:10:10; a mixed solution (hereinafter referred to as a mixed solution E) where hydrofluoric acid and hydrogen peroxide water were mixed at a volume ratio of 1:5; and an aqueous solution (hereinafter referred to as a TMAH aqueous solution) which contains tetramethylammonium hydroxide (TMAH) at 2.38 weight%. In preparing the above mixed solutions A to E, the following was used: hydrofluoric acid at a concentration of 50 weight% (produced by Stella Chemifa Corporation); nitric acid at a concentration of 70 weight% (produced by Wako Pure Chemical Industries, Ltd.); acetic acid at a concentration of 97.7 weight% (produced by Kishida Chemical Co., Ltd.); and hydrogen peroxide water at a concentration of 31 weight% (produced by Mitsubishi Gas Chemical Company, Inc.). The solution temperature of the etchants was set at room temperature, and the time for etching using each of the etchants was 30 seconds, 1 minute, 2 minutes, 4 minutes, 6 minutes, and 8 minutes. Details of the above etchants are shown in Table 1.

[0180]

[Table 1]

Etchant	Etchant manufacturing condition
Mixed solution A	hydrofluoric acid:nitric acid:acetic acid (1:3:10)
Mixed solution B	hydrofluoric acid:nitric acid:acetic acid (1:100:100)
Mixed solution C	hydrofluoric acid:nitric acid:acetic acid (1:0.1:10)
Mixed solution D	hydrofluoric acid:nitric acid:acetic acid (1:10:10)
Mixed solution E	hydrofluoric acid:hydrogen peroxide water (1:5)
TMAH aqueous solution	TMAH aqueous solution (2.38 wt%)

*The mixture ratios are all represented in volume ratios

20 [0181]

The semiconductor substrates were subjected to wet etching using the above

six kinds of etchants for the respective periods of time, a step formed in the peripheral portion of each of the substrates was measured (with Surfcoeder ET4100 (a step measurement apparatus) manufactured by Kosaka Laboratory Ltd.), and the etching amount of the semiconductor substrates in the central portion of the substrates was measured (with Sorter 1000 manufactured by Lapmaster SFT Corporation and LK-G30 manufactured by Keyence Corporation). Further, the peripheral portions of the substrates on which etching using the mixed solution A had been performed were photographed (as Nomarski images with an optical microscope MX61L manufactured by Olympus Corporation). Here, the central portion of the substrate refers to a region of the substrate other than the peripheral portion where a step was formed.

[0182]

FIG 8A is an optical micrograph of the peripheral portion immediately after separation of the semiconductor substrate, and FIG 8B is an optical micrograph of the peripheral portion after removal of the insulating layer. FIGS. 9A and 9B show results of step measurement of the peripheral portion of the substrate, corresponding to FIGS. 8A and 8B, respectively. In the graphs showing the step measurement results, the vertical axis represents a step (μm) where the central portion of the substrate is a reference (0) and the horizontal axis represents a width (mm) of the semiconductor substrate. This can be applied to the other graphs of step measurement below.

[0183]

On the left side of the micrographs of FIGS. 8A and 8B, a step of the peripheral portion of the substrate is shown. In FIG 8A, the remaining insulating layer is observed; from FIG 8B, it is observed that the insulating layer was removed and silicon in the lower layer was left. Further, in the peripheral portion of the substrate, projections and depressions due to microvoids were formed and the planarity was low. On the right side of the micrographs, silicon in the central portion of the substrate is observed.

[0184]

The same result can be observed in the graphs of FIGS. 9A and 9B. FIG 9A shows that the step between the peripheral portion of the substrate and the central portion of the substrate was approximately $0.2 \mu\text{m}$, whereas FIG. 9B shows that the

insulating layer was removed and the step between the peripheral portion of the substrate and the central portion of the substrate was reduced to approximately 0.1 μm .

[0185]

Next, optical micrographs of the peripheral por

5 tions of the semiconductor substrates which were subjected to wet etching using the mixed solution A for 30 seconds, 1 minute, 2 minutes, 4 minutes, 6 minutes, and 8 minutes are shown in FIGS. 10A1, 10A2, 10B1, 10B2, 10C1, and 10C2 and FIGS. 11A1, 11A2, 11B1, 11B2, 11C1, and 11C2. Here, FIGS. 10A1 and 10A2 are optical micrographs of the condition of 30 seconds; FIGS. 10B1 and 10B2 are optical
10 micrographs of the condition of 1 minute; FIGS. 10C1 and 10C2 are optical micrographs of the condition of 2 minutes; FIGS. 11A1 and 11A2 are optical micrographs of the condition of 4 minutes; FIGS. 11B1 and 11B2 are optical micrographs of the condition of 6 minutes; and FIGS. 11C1 and 11C2 are optical micrographs of the condition of 8 minutes. In addition, FIGS. 10A1, 10B1, and 10C1 and FIGS. 11A1, 11B1, and 11C1 are optical micrographs at 50-fold magnification; FIGS. 10A2, 10B2, and 10C2 and FIGS. 11A2, 11B2, and 11C2 are optical micrographs at 500-fold magnification.

[0186]

FIGS. 12A to 12C and FIGS. 13A to 13C show results of step measurement of
20 the peripheral portions of the substrates. FIGS. 12A, 12B, and 12C and FIGS. 13A, 13B, and 13C show results of step measurement of the peripheral portions of the substrates under the respective conditions of 30 seconds, 1 minute, 2 minutes, 4 minutes, 6 minutes, and 8 minutes.

[0187]

25 FIGS. 14A to 14C, FIGS. 15A to 15C, FIGS. 16A to 16C, FIGS. 17A to 17C, FIGS. 18A to 18C, FIGS. 19A to 19C, FIGS. 20A to 20C, FIGS. 21A to 21C, FIGS. 22A to 22C, and FIGS. 23A to 23C show results of step measurement of the peripheral portions of the semiconductor substrates on which wet etching was performed respectively using the mixed solution B, the mixed solution C, the mixed solution D, the
30 mixed solution E, and the TMAH aqueous solution for 30 seconds, 1 minute, 2 minutes, 4 minutes, 6 minutes, and 8 minutes. FIGS. 14A to 14C and FIGS. 15A to 15C, FIGS. 16A to 16C and FIGS. 17A to 17C, FIGS. 18A to 18C and FIGS. 19A to 19C, FIGS.

20A to 20C and FIGS. 21A to 21C, and FIGS. 22A to 22C and FIGS. 23A to 23C show results in the cases of using the mixed solution B, the mixed solution C, the mixed solution D, the mixed solution E, and the TMAH aqueous solution, respectively. As for FIGS. 14A to 14C, FIGS. 15A to 15C, FIGS. 16A to 16C, FIGS. 17A to 17C, FIGS. 18A to 18C, FIGS. 19A to 19C, FIGS. 20A to 20C, FIGS. 21A to 21C, FIGS. 22A to 22C, and FIGS. 23A to 23C, graphs of A, B, and C in the even-numbered figures show results of step measurement of the peripheral portions of the substrates under the condition of 30 seconds, 1 minute, and 2 minutes, respectively; graphs of A, B, and C in the odd-numbered figures show results of step measurement of the peripheral portions of the substrates under the condition of 4 minutes, 6 minutes, and 8 minutes, respectively.

[0188]

Further, FIG 24 shows results of measuring the etching amount in the central portions of the substrates in the cases of performing wet etching with the use of the mixed solution A and the mixed solution D. In FIG. 24, a circle and a square represent the results of the cases of using the mixed solution A and the mixed solution D, respectively. The vertical axis in the graph of FIG. 24 represents an etching amount (μm) of the semiconductor substrate in the central portion of the semiconductor substrate and the horizontal axis represents etching time (min).

[0189]

Here, the etching amount in the central portion of the substrate was calculated from change in the thickness of the central portion of the substrate before and after the etching. The thickness of the substrate was calculated from a difference between the values of laser displacement sensors (LK-G30 manufactured by Keyence Corporation) that were provided above and below a measurement stage (Sorter 1000 manufactured by Lapmaster SFT Corporation). The measurement of the substrate thickness was performed on 10 points x 10 points in a region of 107 mm square in the central portion of the substrate. Further, the etching amount in the central portion of the substrate was obtained by comparing the average values of the measurement results. The repetition accuracy of the laser displacement sensor is $\pm 0.05 \mu\text{m}$, and the repetition accuracy of the thickness of the substrate is $\pm 0.5 \mu\text{m}$.

[0190]

From comparison of the optical micrographs of FIGS. 10A1, 10A2, 10B1, 10B2, 10C1, and 10C2 and FIGS. 11A1, 11A2, 11B1, 11B2, 11C1, and 11C2, it is found that steps due to the projection on the left side of the micrographs were reduced as the etching time was increased. For example, as shown in FIGS. 11A1 and 11A2, when the etching time was 4 minutes, few steps were observed. The same conclusion can be obtained from FIGS. 12A to 12C and FIGS. 13A to 13C which are graphs of the step measurement. FIGS. 12A to 12C and FIGS. 13A to 13C indicate that wet etching using the mixed solution A progresses in such a manner that a hole is formed in a step of the peripheral portion of the substrate in a direction perpendicular to the plane surface of the substrate and then the hole is expanded. This indicates that the mixed solution A penetrates the semiconductor region (the damaged semiconductor region including crystal defects or microvoids) included in the step in the peripheral portion of the substrate and then the step is removed from the inside of the semiconductor region. Such wet etching using the mixed solution A tends to progress in a manner different from that in the case of using another etchant, which is described later.

[0191]

The graph of FIG 24 showing the etching amount in the central portion of the semiconductor substrate indicates that the etching amount of the semiconductor substrate is small enough at least until an etching time of 6 minutes and is in the range of margin of error in the measurement of the substrate thickness.

[0192]

Table 2 shows a relation of etching time to etching amount (μm) in the central portion of the semiconductor substrate and etching amount (μm) in the peripheral portion of the semiconductor substrate. Table 2 also shows etching selectivity (selectivity 1) and selectivity of differences (selectivity 2) obtained from the etching amount in the central portion of the semiconductor substrate and the etching amount in the peripheral portion of the semiconductor substrate.

[0193]

30 [Table 2]

Etching time (min)	Etching amount in central portion of semiconductor substrate (μm)	Etching amount in peripheral portion of semiconductor substrate (μm)	Selectivity 1	Selectivity 2
0	0	0	-	-
1	0.096	0.101	1.052	1.052
2	0.14	0.225	1.607	2.818
4	0.163	0.285	1.748	2.609
6	0.408	0.546	1.338	1.065

[0194]

Here, the selectivity 1 is obtained by dividing the average value of the etching amount in the step (a region with a width of 0.1 mm) in the peripheral portion of the substrate by the average value of the etching amount in the central portion of the substrate. The selectivity of differences (the selectivity 2) is obtained from the etching amount of 0 minute to 1 minute, the etching amount of 1 minute to 2 minutes, the etching amount of 2 minutes to 4 minutes, and the etching amount of 4 minutes to 6 minutes. For example, the etching amount in the central portion of the semiconductor substrate from 1 minute to 2 minutes is calculated as follows: $0.14 - 0.096 = 0.044$ (μm). The etching amount in the peripheral portion of the semiconductor substrate from 1 minute to 2 minutes is calculated as follows: $0.225 - 0.101 = 0.124$ (μm). Accordingly, the selectivity 2 in this case is obtained as follows: $0.124 / 0.044 = 2.818$.

[0195]

According to Table 2, the selectivity of differences (the selectivity 2) varies with etching time. Specifically, the selectivity is approximately 1 soon after the etching is started, becomes 2 or higher, and then returns to approximately 1. This is considered to be caused by the following reason. First, at the beginning of the etching, the damaged semiconductor region left in the central portion of the semiconductor substrate is removed together with the damaged semiconductor region in the peripheral portion of the semiconductor substrate; therefore, there is no large difference in the

etching rate between the peripheral portion of the semiconductor substrate and the central portion of the semiconductor substrate. Consequently, the selectivity is approximately 1. After the damaged semiconductor region in the central portion of the semiconductor substrate is removed, the etching rate is lowered in the central portion of the semiconductor substrate while the etching rate is not lowered in the peripheral portion of the semiconductor substrate because the damaged semiconductor region still remains therein. Consequently, the selectivity is increased (specifically to 2 or higher). After that, the damaged semiconductor region in the peripheral portion of the semiconductor substrate is removed and the etching rates of the peripheral portion and the central portion of the semiconductor substrate become substantially equal. That is, the selectivity returns to approximately 1. Owing to such variation in the selectivity, the damaged semiconductor region is selectively removed.

[0196]

The selectivities 1 in the etching time of 2 minutes and 4 minutes are as high as 1.607 and 1.748, respectively. Further, the selectivities 2 in the etching time of 1 minute to 2 minutes and 2 minutes to 4 minutes are as high as 2.818 and 2.609, respectively. In this manner, with the use of the mixed solution A (the mixed solution where hydrofluoric acid, nitric acid, and acetic acid are mixed at a volume ratio of 1:3:10), the step (the projection) in the peripheral portion of the semiconductor substrate can be selectively removed in a short time.

[0197]

It is found that in the etching using the mixed solution B, etching progresses at a slow pace and the step is not removed even when the etching time is set to 8 minutes (see FIGS. 14A to 14C and FIGS. 15A to 15C). Further, the step in the peripheral portion of the substrate is gradually etched from the surface and a deep hole is not formed, which is different from the case of using the mixed solution A. Thus, the following is found: even when the semiconductor substrate is etched using the mixed solution B, the step in the peripheral portion of the substrate is not removed or is removed over a long period of time.

[0198]

The step in the peripheral portion of the substrate is not removed by the etching using the mixed solution C (see FIGS. 16A to 16C and FIGS. 17A to 17C). Thus, it is

found that the semiconductor substrate is hardly etched when the semiconductor substrate is subjected to the etching using the mixed solution C.

[0199]

In the etching using the mixed solution D, the etching amount in the central portion of the substrate is increased in proportion to the etching time (see FIG. 24), while the step remains in the peripheral portion of the substrate (see FIGS. 18A to 18C and 19A to 19C). Thus, by using the mixed solution D as an etchant, the entire semiconductor substrate is evenly etched and the step in the peripheral portion of the substrate cannot be selectively removed.

10 [0200]

By the etching using the mixed solution E, the step in the peripheral portion of the substrate is not removed as in the case of using the mixed solution C (see FIGS. 20A to 20C and FIGS. 21A to 21C). Thus, it is found that the semiconductor substrate is hardly etched when the semiconductor substrate is subjected to the etching using the mixed solution E.

15 [0201]

In the etching using the TMAH aqueous solution, etching progresses at a slow pace, and the step is not removed even when the etching time is set to 8 minutes (see FIGS. 22A to 22C and FIGS. 23A to 23C). Thus, the following is found: even when the semiconductor substrate is etched using the TMAH aqueous solution, the step in the peripheral portion of the substrate is not removed or is removed over a long period of time.

20 [0202]

Here, the mixed solution A, the mixed solution B, the mixed solution C, and the mixed solution D are each a three-component mixed solution containing hydrofluoric acid, nitric acid, and acetic acid. A function and reaction of each element are as follows.

[0203]


Nitric acid oxidizes silicon. This reaction is represented by the formula (1).

30
$$3\text{Si} + 4\text{HNO}_3 \rightarrow 3\text{SiO}_2 + 2\text{H}_2\text{O} + 4\text{NO} \quad (1)$$

[0204]

Hydrofluoric acid dissolves silicon oxide. This reaction is represented by the

formula (2).



[0205]

Acetic acid stabilizes the mixed solution and suppresses rapid etching.

5 [0206]

As described above, the three-component mixed solution containing hydrofluoric acid, nitric acid, and acetic acid has a function of etching silicon by repeating the oxidation of silicon shown in the formula (1) and the dissolution of silicon oxide shown in the formula (2). Therefore, in the case where the amount of hydrofluoric acid is large in the three-component mixed solution containing hydrofluoric acid, nitric acid, and acetic acid, oxidation of silicon by nitric acid shown in the formula (1) is a rate-limiting factor. In the case where the amount of nitric acid is large, dissolution of silicon oxide by hydrofluoric acid shown in the formula (2) is a rate-limiting factor.

15 [0207]

Accordingly, the following assumption can be made: since the amount of nitric acid contained in the mixed solution C was small, oxidation of silicon was a rate-limiting factor in the wet etching. The same can be said to the mixed solution E in which hydrogen peroxide oxidizes silicon. It is assumed that wet etching did not progress in the mixed solution E because of small oxidizing power of hydrogen peroxide.

20

[0208]

As for the mixed solution D, the following assumption can be made: reactions of the formula (1) and the formula (2) progressed rapidly because the amount of hydrofluoric acid and nitric acid was large; as a result, the selectivity between the peripheral portion of the substrate and the central portion of the substrate could not be obtained and thus wet etching was performed evenly on the entire substrate.

25

[0209]

In addition, it is assumed that since the amount of hydrofluoric acid was small in the mixed solution B, dissolution of silicon oxide was a rate-limiting factor in the wet etching. This is because, when the amount of hydrofluoric acid is small, etching from the inside of the damaged semiconductor region due to crystal defects or microvoids is

30

less likely to be caused and etching from the surface of the damaged semiconductor region preferentially progresses.

[0210]

On the other hand, the mixed solution A contains hydrofluoric acid, nitric acid,
5 and acetic acid at a favorable balance; therefore, neither of the reactions of the formula (1) and the formula (2) is a rate-limiting factor. Moreover, effect of suppression of etching can be obtained by acetic acid, and thus the entire substrate is prevented from being evenly etched.

[0211]

10 When the step in the peripheral portion of the substrate is thus etched using the mixed solution A (the mixed solution containing hydrofluoric acid, nitric acid, and acetic acid at a volume ratio of 1:3:10), the projection in the peripheral portion of the substrate can be removed in a short time with the selectivity between the peripheral portion of the substrate and the central portion of the substrate maintained.
15 Consequently, the reprocessing treatment of the semiconductor substrate can be performed surely and effectively.

[Example 2]

[0212]

This example shows results of comparing the case where a combination of wet
20 etching treatment using the mixed solution of hydrofluoric acid, nitric acid, and acetic acid and CMP treatment was employed as reprocessing treatment, with the case where CMP treatment was mainly employed without using the wet etching treatment. As for CMP treatment, after treatment with a high polishing rate, treatment with a low polishing rate (finishing polishing) was performed. Note that in the case where the
25 above wet etching treatment was not employed, the time for CMP treatment was set longer so that the level of reprocessing treatment was equal to that in the case of employing the wet etching treatment.

[0213]

A semiconductor substrate to be subjected to the reprocessing treatment was
30 manufactured in a manner similar to that of the above example. The above example can be referred to for details.

[0214]

A reprocessed semiconductor substrate (hereinafter referred to as a substrate A) which was processed by the above wet etching treatment and CMP treatment with a short polishing time was manufactured in the following manner.

[0215]

5 First, in order to remove the insulating layer which was formed to cover the semiconductor substrate, the semiconductor substrate was subjected to wet etching treatment using a mixed solution (product name: LAL500, produced by Stella Chemifa Corporation) containing hydrofluoric acid, ammonium fluoride, and a surfactant. At this time, the solution temperature was room temperature and the etching time was 300
10 seconds.

[0216]

Next, the semiconductor substrate from which the insulating layer had been removed was subjected to wet etching treatment using a mixed solution (corresponding to the mixed solution A in the above example) where hydrofluoric acid, nitric acid, and
15 acetic acid were mixed at a volume ratio of 1:3:10. At this time, the solution temperature was room temperature and the etching time was 120 seconds. Note that in producing the above mixed solution, hydrofluoric acid at a concentration of 50 weight% (produced by Stella Chemifa Corporation); nitric acid at a concentration of 70 weight% (produced by Wako Pure Chemical Industries, Ltd.); and acetic acid at a concentration
20 of 97.7 weight% (produced by Kishida Chemical Co., Ltd.) were used.

[0217]

Next, the semiconductor substrate was subjected to CMP treatment with a high polishing rate. In the CMP treatment, a polyurethane polishing cloth and silica-based slurry (ILD1300, produced by Nitta Haas Incorporated, a grain size of 150 nm, and
25 20-fold dilution) were used. The slurry flow rate was 200 ml/min, the polishing pressure was 0.02 MPa, the spindle rotation speed was 30 rpm, the table rotation speed was 30 rpm, and the treatment time was 3 minutes.

[0218]

After that, CMP treatment with a low polishing rate was performed on the
30 semiconductor substrate. In this CMP treatment, a suede polishing cloth (Supreme, manufactured by Nitta Haas Incorporated) and silica-based slurry (NP8020, produced

by Nitta Haas Incorporated, a grain size of 60 nm, and 20-fold dilution) were used. The slurry flow rate was 200 ml/min, the polishing pressure was 0.01 MPa, the spindle rotation speed was 30 rpm, the table rotation speed was 30 rpm, and the treatment time was 3 minutes.

5 [0219]

Meanwhile, a reprocessed semiconductor substrate (hereinafter referred to as a substrate B) on which the above wet etching treatment was not performed was manufactured in the following manner.

[0220]

10 First, in order to remove the insulating layer which was formed to cover the semiconductor substrate, the semiconductor substrate was subjected to wet etching treatment using a mixed solution (product name: LAL500, produced by Stella Chemifa Corporation) containing hydrofluoric acid, ammonium fluoride, and a surfactant. At this time, the solution temperature was room temperature and the etching time was 300
15 seconds.

[0221]

Next, the semiconductor substrate was subjected to CMP treatment with a high polishing rate. In the CMP treatment, a polyurethane polishing cloth and silica-based slurry (ILD1300, produced by Nitta Haas Incorporated, a grain size of 150 nm, and
20 20-fold dilution) were used. The slurry flow rate was 200 ml/min, the polishing pressure was 0.02 MPa, the spindle rotation speed was 30 rpm, the table rotation speed was 30 rpm, and the treatment time was 12 minutes.

[0222]

After that, CMP treatment with a low polishing rate was performed on the
25 semiconductor substrate. In this CMP treatment, a suede polishing cloth (Supreme, manufactured by Nitta Haas Incorporated) and silica-based slurry (NP8020, produced by Nitta Haas Incorporated, a grain size of 60 nm, and 20-fold dilution) were used. The slurry flow rate was 200 ml/min, the polishing pressure was 0.01 MPa, the spindle rotation speed was 30 rpm, the table rotation speed was 30 rpm, and the treatment time
30 was 10 minutes.

[0223]

The two kinds of reprocessed semiconductor substrates manufactured by the

above methods were subjected to observation with an optical microscope, step measurement with a step measurement apparatus (Surfcoder manufactured by Kosaka Laboratory Ltd.), evaluation of planarity with scanning probe microscopes (SPA-500 and SPI3800N manufactured by SII Nano Technology Inc.), and measurement of the amount of reduction in the thickness of the semiconductor substrate in the reprocessing treatment (with the use of Sorter 1000 manufactured by Lapmaster SFT Corporation).

[0224]

FIGS. 25A and 25B are optical micrographs (Nomarski images at 50-fold magnification) of the peripheral portion of the semiconductor substrate before the reprocessing treatment and of the peripheral portion of the semiconductor substrate after the above wet etching treatment, respectively. Similarly, the results of step measurement are shown in FIGS. 26A and 26B.

[0225]

As shown in FIG. 25A, the semiconductor substrate before the reprocessing treatment has a step in its peripheral portion, and an insulating layer and silicon are respectively observed in the peripheral portion and the central portion. According to FIG 26A, it can be seen that a step with a thickness of approximately 0.2 μm exists in the peripheral portion of the semiconductor substrate before the reprocessing treatment.

[0226]

On the other hand, in the semiconductor substrate shown in FIG. 25B, the step (a projection) which has once existed in the peripheral portion is not observed and silicon is observed in the entire surface. Note that a vertical white line on the left side of FIG 25B represents an edge of the substrate. FIG 26B also indicates that the step is removed.

[0227]

Next, results of evaluating the planarity of the two kinds of reprocessed semiconductor substrates with the use of a scanning probe microscope are shown. Conditions of the measurement with the scanning probe microscope were as follows: the scan rate was 1.0 Hz, the measurement area was 1 μm x 1 μm , and the measurement points were 2. The measurement was conducted using dynamic force mode (DFM). Here, the dynamic force mode is a mode for measuring the surface shape of a sample in

a state where a cantilever is resonated while the distance between a probe and the sample is controlled so that the vibration amplitude of the cantilever is maintained constant.

[0228]

5 The planarity of the reprocessed semiconductor substrate was evaluated using the average plane roughness (Ra) and the maximum peak-to-valley height (P-V). Here, the average surface roughness (Ra) is obtained by three-dimension expansion of center line average surface roughness Ra which is defined by JIS B 0601:2001 (ISO 4287:1997) so that Ra can be applied to a measurement surface, and is an average value
10 of the absolute values of deviations from a reference surface to a specific surface. The maximum peak-to-valley height (P-V) is a difference between the height of the highest peak and the height of the lowest valley in the specific surface. The peak and the valley refer to a peak and a valley obtained by three-dimensional expansion of the "peak" and the "valley" defined by JIS B 0601:2001(ISO 4287:1997). The peak refers
15 to the highest point of the peaks. The valley refers to the lowest point of the valleys.

[0229]

Results of planarity evaluation of the reprocessed semiconductor substrates with the scanning probe microscope are shown in Table 3.

[0230]

20 [Table 3]

	Substrate A		Substrate B	
	Peripheral portion	Central portion	Peripheral portion	Central portion
Average surface roughness Ra (nm)	0.05	0.046	0.06	0.072
P-V(nm)	0.393	0.475	0.47	0.52

[0231]

In both the substrate A and the substrate B, there is no step between the central portion and the peripheral portion, and the planarity of the peripheral portion is
25 substantially at the same level as that of the central portion. When the substrate A is compared to the substrate B, the following is found: in the peripheral portion of the

substrate A, Ra is 0.05 nm and P-V is 0.393 nm; and in the peripheral portion of the substrate B, Ra is 0.06 nm and P-V is 0.47 nm. Accordingly, the planarity of the substrate A is better than that of the substrate B.

[0232]

5 Next, results of measuring the amount of reduction in the thickness of the semiconductor substrate in the reprocessing treatment are shown. Here, the reduced amount (the amount of a removed semiconductor) in the central portion of the substrate is calculated by measuring change in the thickness thereof before and after the reprocessing treatment process. The reduced amount (the amount of removal) in
10 manufacturing the substrate A and the substrate B is shown in Table 4.

[0233]

[Table 4]

	Substrate A		Substrate B
	After etching treatment	After polishing treatment	After polishing treatment
Reduced amount in process (μm)	0.41	0.97	6.96
Total reduced amount (μm)	1.38		6.96

[0234]

15 In manufacturing the substrate A, the reduced amount was 1.38 μm . Meanwhile, in manufacturing the substrate B, the reduced amount was 6.96 μm . This indicates that the reduced amount in manufacturing the substrate A was approximately one fourth of that in manufacturing the substrate B. In particular, the amount reduced by etching in manufacturing the substrate A was only 0.41 μm .

20 [0235]

Accordingly, by reprocessing treatment using the combination of the above etching treatment and CMP treatment, the semiconductor substrate can be prevented from being reduced by the reprocessing treatment while the planarity of the reprocessed semiconductor substrate is maintained.

25 [Example 3]

[0236]

This example shows observation results of a cross section of a semiconductor substrate which was provided with a thermal oxide film and then subjected to hydrogen ion irradiation.

[0237]

5 In this example, a rectangular single crystal silicon substrate with a size of 5 inches square was used as the semiconductor substrate. First, thermal oxidation was performed on the semiconductor substrate in an HCl atmosphere to form a thermal oxide film with a thickness of 100 nm on a surface of the substrate. The thermal oxidation was performed under the condition of 950 °C for 4 hours in a thermal
10 oxidation atmosphere containing HCl at 3 volume% with respect to oxygen.

[0238]

Next, hydrogen was added to the semiconductor substrate through the surface of the thermal oxide film with the use of an ion doping apparatus. In this example, by irradiation with ionized hydrogen, an embrittlement region was formed in the
15 semiconductor substrate. Conditions of ion doping were set such that the acceleration voltage was 50 kV and the dose was 2.0×10^{16} ions/cm². Thus, the embrittlement region was formed at a depth of approximately 250 nm from the surface of the thermal oxide film.

[0239]

20 FIG 27A is a cross-sectional TEM image of a semiconductor substrate on which the above treatment was performed. FIG 27B is a cross-sectional TEM image of the semiconductor substrate which was subjected to heat treatment and then separated along the embrittlement region.

[0240]

25 FIGS. 27A and 27B indicate that many crystal defects were formed in the vicinity of the surface of the single crystal substrate. Further, FIG 27B shows that the semiconductor substrate was separated at a depth of 139 nm from the surface thereof.

[0241]

30 Here, a projection due to failure in bonding with a base substrate was formed in the peripheral portion of the semiconductor substrate after the separation. In addition, like the separated semiconductor layer, the remaining semiconductor layer (the damaged

semiconductor region) which is included in the projection has crystal defects or microvoids. Therefore, when etching using a mixed solution containing hydrofluoric acid, nitric acid, and acetic acid is performed as described in the above examples, the projection formed in the peripheral portion of the semiconductor substrate after separation can be selectively removed.

[Example 4]

[0242]

This example shows results of examining the case of using, as an etchant, the mixed solution (the mixed solution A) where hydrofluoric acid, nitric acid, and acetic acid were mixed at a volume ratio of 1:3:10 and the case of using, as an etchant, a mixed solution (hereinafter referred to as a mixed solution A+) where hydrofluoric acid, nitric acid, and acetic acid were mixed at a volume ratio of 1:2:10.

[0243]

Note that semiconductor substrates used in this example are similar to those used in Example 1 and thus details thereof are omitted.

[0244]

Treatment performed on the above semiconductor substrates was as follows.

[0245]

First, in order to remove an insulating layer which was formed to cover the semiconductor substrate, the semiconductor substrate was subjected to wet etching treatment using a mixed solution (product name: LAL500, produced by Stella Chemifa Corporation) containing hydrofluoric acid, ammonium fluoride, and a surfactant. At this time, the solution temperature was room temperature and the etching time was 300 seconds.

[0246]

Next, the semiconductor substrate from which the insulating layer had been removed was subjected to wet etching using, as an etchant, the mixed solution (the mixed solution A) where hydrofluoric acid, nitric acid, and acetic acid were mixed at a volume ratio of 1:3:10 or the mixed solution (the mixed solution A+) where hydrofluoric acid, nitric acid, and acetic acid were mixed at a volume ratio of 1:2:10. The mixed solution A and the mixed solution A+ were produced using hydrofluoric acid

at a concentration of 50 weight% (produced by Stella Chemifa Corporation), nitric acid at a concentration of 70 weight% (produced by Wako Pure Chemical Industries, Ltd.), and acetic acid at a concentration of 97.7 weight% (produced by Kishida Chemical Co., Ltd.).

5 [0247]

FIG 28A is an optical micrograph (a Nomarski image at 50-fold magnification) of the peripheral portion of the semiconductor substrate after wet etching using the mixed solution A+. FIG 28B is an optical micrograph (a Nomarski image) at 500-fold magnification. As shown in FIGS. 28A and 28B, in the wet etching using the mixed
10 solution A+, a residue was not observed even under the condition where a residue due to etching may be generated in the wet etching using the mixed solution A. This is considered to be caused by the following reason: by increasing the rate of hydrofluoric acid to nitric acid slightly from 1:3 (hydrofluoric acid : nitric acid), a formed oxide film is quickly removed and generation of a residue is suppressed.

15 [0248]

In this manner, it is found that when the step in the peripheral portion of the substrate is etched using the mixed solution A+ (the mixed solution where the volume ratio of hydrofluoric acid, nitric acid, and acetic acid is 1:2:10), generation of a residue can be suppressed as compared to the case of using the mixed solution A (the mixed
20 solution where the volume ratio of hydrofluoric acid, nitric acid, and acetic acid is 1:3:10). The same can be said to the case of using a mixed solution which contains hydrofluoric acid, nitric acid, and acetic acid at a volume ratio of 1.5:3:10. On the other hand, when the rate of hydrofluoric acid to nitric acid was too high as compared to that in the mixed solution of 1:3:10, as in the case where the mixed solution has a ratio
25 of 1:1:10, surface roughness, the remnant of the step, and the like were observed.

[0249]

According to this example, it can be understood that by increasing the rate of hydrofluoric acid to nitric acid slightly from 1:3 (hydrofluoric acid : nitric acid), reprocessing treatment of a semiconductor substrate can be performed more surely and
30 effectively.

This application is based on Japanese Patent Application serial no. 2009-194182 filed with Japan Patent Office on August 25, 2009, the entire contents of which are hereby incorporated by reference.

CLAIMS

1. A method for reprocessing a semiconductor substrate, comprising the steps of:

performing first etching treatment of a semiconductor substrate which has a
5 projection including a damaged semiconductor region and an insulating layer in a
peripheral portion, whereby the insulating layer is removed; and

performing second etching treatment of the semiconductor substrate with the
use of a mixed solution which includes a substance that oxidizes a semiconductor
10 semiconductor material included in the semiconductor substrate, a substance that dissolves the oxidized
semiconductor material, and a substance that controls speed of oxidation of the
semiconductor material and speed of dissolution of the oxidized semiconductor material,
whereby the damaged semiconductor region is selectively removed with a non-damaged
semiconductor region left.

15 2. The method for reprocessing a semiconductor substrate, according to claim 1,
wherein the second etching treatment is an etching treatment in which etching
selectivity of the damaged semiconductor region to the non-damaged semiconductor
region is 2 or higher.

20 3. The method for reprocessing a semiconductor substrate, according to claim 1,
wherein the second etching treatment is stopped after etching selectivity of the
projection to the other region is reduced to lower than 2.

25 4. The method for reprocessing a semiconductor substrate, according claim 1,
wherein at least a region where an angle between a tangent plane of the projection and a
back surface of the semiconductor substrate is 0.5° or less is removed by the first
etching treatment and the second etching treatment.

30 5. The method for reprocessing a semiconductor substrate, according to claim 1,
wherein after the second etching treatment, a surface of the semiconductor substrate is
polished.

6. The method for reprocessing a semiconductor substrate, according to claim 1,

wherein nitric acid is used as the substance that oxidizes the semiconductor material included in the semiconductor substrate,

5 hydrofluoric acid is used as the substance that dissolves the oxidized semiconductor material, and

acetic acid is used as the substance that controls speed of oxidation of the semiconductor material and speed of dissolution of the oxidized semiconductor material.

10

7. A method for manufacturing a reprocessed semiconductor substrate from the semiconductor substrate with the use of the method according to claim 1.

15

8. A method for reprocessing a semiconductor substrate, comprising the steps of:

performing first etching treatment of a semiconductor substrate in which a projection including a damaged semiconductor region and an insulating layer is left in a peripheral portion after part of the semiconductor substrate is separated as a semiconductor layer through ion irradiation and heat treatment, whereby the insulating layer is removed; and

20

performing second etching treatment of the semiconductor substrate with the use of a mixed solution which includes a substance that oxidizes a semiconductor material included in the semiconductor substrate, a substance that dissolves the oxidized semiconductor material, and a substance that controls speed of oxidation of the semiconductor material and speed of dissolution of the oxidized semiconductor material, whereby the damaged semiconductor region is selectively removed with a non-damaged semiconductor region left.

25

30

9. The method for reprocessing a semiconductor substrate, according to claim 8, wherein the ion irradiation is performed without mass separation.

10. The method for reprocessing a semiconductor substrate, according to claim 8, wherein the ion includes an H_3^+ ion.

5 11. The method for reprocessing a semiconductor substrate, according to claim 8, wherein the second etching treatment is an etching treatment in which etching selectivity of the damaged semiconductor region to the non-damaged semiconductor region is 2 or higher.

10 12. The method for reprocessing a semiconductor substrate, according to claim 8, wherein the second etching treatment is stopped after etching selectivity of the projection to the other region is reduced to lower than 2.

15 13. The method for reprocessing a semiconductor substrate, according claim 8, wherein at least a region where an angle between a tangent plane of the projection and a back surface of the semiconductor substrate is 0.5° or less is removed by the first and second etching treatment.

20 14. The method for reprocessing a semiconductor substrate, according to claim 8, wherein after the second etching treatment, a surface of the semiconductor substrate is polished.

15. The method for reprocessing a semiconductor substrate, according to claim 8,

25 wherein nitric acid is used as the substance that oxidizes the semiconductor material included in the semiconductor substrate,

hydrofluoric acid is used as the substance that dissolves the oxidized semiconductor material, and

30 acetic acid is used as the substance that controls speed of oxidation of the semiconductor material and speed of dissolution of the oxidized semiconductor material.

16. A method for manufacturing a reprocessed semiconductor substrate from the semiconductor substrate with the use of the method according to claim 8.

5 17. A method for reprocessing a semiconductor substrate, comprising the steps of:

performing first etching treatment on a semiconductor substrate in which a projection including a damaged semiconductor region and an insulating layer is left in a peripheral portion and in which a damaged semiconductor region which is thinner than the damaged semiconductor region in the peripheral portion is left in the other region
10 after part of the semiconductor substrate is separated as a semiconductor layer through ion irradiation and heat treatment, whereby the insulating layer is removed; and

performing second etching treatment of the semiconductor substrate with the use of a mixed solution which includes a substance that oxidizes a semiconductor material included in the semiconductor substrate, a substance that dissolves the oxidized
15 semiconductor material, and a substance that controls speed of oxidation of the semiconductor material and speed of dissolution of the oxidized semiconductor material, whereby the damaged semiconductor regions are selectively removed with a non-damaged semiconductor region left.

20 18. The method for reprocessing a semiconductor substrate, according to claim 17, wherein the ion irradiation is performed without mass separation.

19. The method for reprocessing a semiconductor substrate, according to claim 17, wherein the ion includes an H_3^+ ion.
25

20. The method for reprocessing a semiconductor substrate, according to claim 17, wherein the second etching treatment is an etching treatment in which etching selectivity of the damaged semiconductor regions to the non-damaged semiconductor region is 2 or higher.
30

21. The method for reprocessing a semiconductor substrate, according to claim 17, wherein the second etching treatment is stopped after etching selectivity of the

projection to the other region is reduced to lower than 2.

22. The method for reprocessing a semiconductor substrate, according to claim 17, wherein at least a region where an angle between a tangent plane of the projection and a
5 back surface of the semiconductor substrate is 0.5° or less is removed by the first and second etching treatment.

23. The method for reprocessing a semiconductor substrate, according to claim 17, wherein after the second etching treatment, a surface of the semiconductor substrate
10 is polished.

24. The method for reprocessing a semiconductor substrate, according to claim 17,

wherein nitric acid is used as the substance that oxidizes the semiconductor
15 material included in the semiconductor substrate,

hydrofluoric acid is used as the substance that dissolves the oxidized semiconductor material, and

acetic acid is used as the substance that controls speed of oxidation of the semiconductor material and speed of dissolution of the oxidized semiconductor
20 material.

25. A method for manufacturing a reprocessed semiconductor substrate from the semiconductor substrate with the use of the method according to claim 17.

26. A method for manufacturing an SOI substrate, comprising the steps of:
adding an ion to a reprocessed semiconductor substrate which is manufactured with the use of the method according to claim 7 to form an embrittlement region;

bonding the reprocessed semiconductor substrate and a base substrate to each other with an insulating layer interposed therebetween; and

30 separating the reprocessed semiconductor substrate by heat treatment to form a semiconductor layer over the base substrate.

27. A method for manufacturing an SOI substrate, comprising the steps of:
adding an ion to a reprocessed semiconductor substrate which is manufactured
with the use of the method according to claim 16 to form an embrittlement region;
bonding the reprocessed semiconductor substrate and a base substrate to each
5 other with an insulating layer interposed therebetween; and
separating the reprocessed semiconductor substrate by heat treatment to form a
semiconductor layer over the base substrate.

28. A method for manufacturing an SOI substrate, comprising the steps of:
10 adding an ion to a reprocessed semiconductor substrate which is manufactured
with the use of the method according to claim 25 to form an embrittlement region;
bonding the reprocessed semiconductor substrate and a base substrate to each
other with an insulating layer interposed therebetween; and
separating the reprocessed semiconductor substrate by heat treatment to form a
15 semiconductor layer over the base substrate.

FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 6




FIG. 8A




FIG. 8B




FIG. 9A




FIG. 9B




FIG. 10A1




FIG. 10A2




FIG. 10B1




FIG. 10B2




FIG. 10C1




FIG. 10C2




FIG. 11A1




FIG. 11A2




FIG. 11B1




FIG. 11B2




FIG. 11C1





FIG. 11C2



12/29

FIG. 12A




FIG. 12B




FIG. 12C




FIG. 13A




FIG. 13B




FIG. 13C




FIG. 14A




FIG. 14B




FIG. 14C




FIG. 15A




FIG. 15B




FIG. 15C




FIG. 16A




FIG. 16B




FIG. 16C




FIG. 17A




FIG. 17B




FIG. 17C




FIG. 18A




FIG. 18B




FIG. 18C




FIG. 19A




FIG. 19B




FIG. 19C




FIG. 20A




FIG. 20B




FIG. 20C




FIG. 21A




FIG. 21B




FIG. 21C




FIG. 22A




FIG. 22B




FIG. 22C




FIG. 23A




FIG. 23B




FIG. 23C




FIG. 24




FIG. 25A



FIG. 25B




FIG. 26A




FIG. 26B




FIG. 27A




FIG. 27B




FIG. 28A





FIG. 28B



EXPLANATION OF REFERENCE

100: semiconductor substrate, 102: insulating layer, 104: embrittlement region, 120: base substrate, 121: semiconductor substrate, 122: insulating layer, 123: insulating layer, 124: semiconductor layer, 125: semiconductor region, 126: projection, 127: semiconductor region, 129: semiconductor region, 130: semiconductor substrate, 132: reprocessed semiconductor substrate, 133: semiconductor region, 251: semiconductor layer, 252: semiconductor layer, 254: insulating layer, 255: gate electrode, 256: gate electrode, 257: low-concentration impurity region, 258: channel formation region, 259: high-concentration impurity region, 260: channel formation region, 261: sidewall insulating layer, 262: sidewall insulating layer, 267: high-concentration impurity region, 268: insulating layer, 269: interlayer insulating layer, 270: wiring, 280: transistor, 281: transistor

INTERNATIONAL SEARCH REPORT

International application No.
PCT/JP2010/063142

A. CLASSIFICATION OF SUBJECT MATTER
IntCl. H01L21/02 (2006.01) i, H01L21/20 (2006.01) i, H01L21/336 (2006.01) i,
H01L27/12 (2006.01) i, H01L29/786 (2006.01) i
According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
Minimum documentation searched (classification system followed by classification symbols)
Int.Cl. H01L21/02, H01L21/20, H01L21/336, H01L27/12, H01L29/786

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Published examined utility model applications of Japan 1922 1996
Published unexamined utility model applications of Japan 1971 2010
Registered utility model specifications of Japan 1996 2010
Published registered utility model applications of Japan 1994 2010

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 2001-155978 A (SHIN-ETSU HANDOTAI CO., LTD.) 2001.06.08, whole document, whole figure & US 6596610 B1 & EP 1156531 A1 & WO 2001/041218 A1	1-28
A	JP 2009-177155 A (SEMICONDUCTOR ENERGY LABORATORY CO., LTD.) 2009.08.06, whole document, whole figure & US 2009/0170287 A1 & KR 10-2009-0073001 A & CN 101533769 A	1-28
A	JP 2005-072070 A (SUMITOMO MITSUBISHI SILICON CORPORATION) 2005.03.17, whole document, whole figure (No Family)	1-28

Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:
 "A" document defining the general state of the art which is not considered to be of particular relevance
 "E" earlier application or patent but published on or after the international filing date
 "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
 "O" document referring to an oral disclosure, use, exhibition or other means
 "P" document published prior to the international filing date but later than the priority date claimed
 "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
 "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
 "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
 "&" document member of the same patent family

Date of the actual completion of the international search 26.10.2010	Date of mailing of the international search report 09.11.2010
--	---

Name and mailing address of the ISA/JP Japan Patent Office 3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan	Authorized officer Masaaki AWANO Telephone No. +81-3-3581-1 101 Ext. 3498	4L 9353
--	--	----------------

INTERNATIONAL SEARCH REPORT

 International application No.
 PCT/JP2010/063142

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 2008-021892 A (SHIN-ETSU HANDOTAI CO., LTD.) 2008.01.31, whole document, whole figure & US 2009/0209085 A1 & EP 2048697 A1 & WO 2008/007508 A1 & KR 10-2009-0034875 A & CN 101490806 A	1-213
A	JP 2008-262547 A (SEMICONDUCTOR ENERGY LABORATORY CO., LTD.) 2008.10.30, paragraph 0074 & US 2008/0224940 A1 & EP 1970952 A2 & KR 10-2008-0084666 A & CN 101266954 A	1-213
A	JP 2004-260137 A (SOITEC SILICON ON INSULATOR TECHNOLOGIES) 2004.09.16, whole document, whole figure & JP 2008-103736 A & EP 1427002 A1 & EP 1427001 A1 & EP 2091075 A2 & TW 233154 B & CN 1521814 A & CN 1783435 A	1-213
A	JP 2007-149907 A (SUMCO CORPORATION) 2007.06.14, whole document, whole figure & US 2008/0124929 A1 & EP 1791174 A2 & KR 10-2007-0055955 A	1-213
A	JP 2009-135437 A (SEMICONDUCTOR ENERGY LABORATORY CO., LTD.) 2009.06.18, whole document, whole figure & US 2009/0115028 A1 & CN 101425449 A & KR 10-2009-0045004 A	1-213
A	JP 2002-134375 A (CANON INC.) 2002.05.10, whole document, whole figure & US 2002/0048844 A1 & EP 1202339 A2 & KR 10-2002-0032355 A	1-213
A	JP 2000-036583 A (CANON INC.) 2000.02.02, whole document, whole figure & US 6613678 B1 & US 2003/0170990 A1 & EP 961312 A2 & TW 454346 B	1-213