A method and apparatus for testing semiconductor memory chips, such as DRAMs, having a plurality of memory cells or bits. Each memory chip has a unique identifier stored in a database. Tests are performed on the memory chips and when a memory chip fails a test, the memory chip is placed in a repair bin and a test identifier is stored in the database in association with the memory chip identifier. In order to repair the memory chip, failed tests are read out of the database and such tests are again performed on the failed memory chip in order to determine which memory cell in the memory chip is faulty. The failed memory cells are then repaired.
FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

<table>
<thead>
<tr>
<th>AL</th>
<th>Albania</th>
<th>ES</th>
<th>Spain</th>
<th>LS</th>
<th>Lesotho</th>
</tr>
</thead>
<tbody>
<tr>
<td>AM</td>
<td>Armenia</td>
<td>FI</td>
<td>Finland</td>
<td>LT</td>
<td>Lithuania</td>
</tr>
<tr>
<td>AT</td>
<td>Austria</td>
<td>FR</td>
<td>France</td>
<td>LU</td>
<td>Luxembourg</td>
</tr>
<tr>
<td>AU</td>
<td>Australia</td>
<td>GA</td>
<td>Gabon</td>
<td>LV</td>
<td>Latvia</td>
</tr>
<tr>
<td>AZ</td>
<td>Azerbaijan</td>
<td>GB</td>
<td>United Kingdom</td>
<td>MC</td>
<td>Monaco</td>
</tr>
<tr>
<td>BA</td>
<td>Bosnia and Herzegovina</td>
<td>GE</td>
<td>Georgia</td>
<td>MD</td>
<td>Republic of Moldova</td>
</tr>
<tr>
<td>BB</td>
<td>Barbados</td>
<td>GH</td>
<td>Ghana</td>
<td>MG</td>
<td>Madagascar</td>
</tr>
<tr>
<td>BE</td>
<td>Belgium</td>
<td>GN</td>
<td>Guinea</td>
<td>MK</td>
<td>The former Yugoslav</td>
</tr>
<tr>
<td>BF</td>
<td>Burkina Faso</td>
<td>GR</td>
<td>Greece</td>
<td>ML</td>
<td>Mali</td>
</tr>
<tr>
<td>BG</td>
<td>Bulgaria</td>
<td>HU</td>
<td>Hungary</td>
<td>MN</td>
<td>Mongolia</td>
</tr>
<tr>
<td>BJ</td>
<td>Benin</td>
<td>IE</td>
<td>Ireland</td>
<td>MR</td>
<td>Mauritania</td>
</tr>
<tr>
<td>BR</td>
<td>Brazil</td>
<td>IL</td>
<td>Israel</td>
<td>MW</td>
<td>Malawi</td>
</tr>
<tr>
<td>BY</td>
<td>Belarus</td>
<td>IS</td>
<td>Iceland</td>
<td>MX</td>
<td>Mexico</td>
</tr>
<tr>
<td>CA</td>
<td>Canada</td>
<td>IT</td>
<td>Italy</td>
<td>NE</td>
<td>Niger</td>
</tr>
<tr>
<td>CF</td>
<td>Central African Republic</td>
<td>JP</td>
<td>Japan</td>
<td>NL</td>
<td>Netherlands</td>
</tr>
<tr>
<td>CG</td>
<td>Congo</td>
<td>KE</td>
<td>Kenya</td>
<td>NO</td>
<td>Norway</td>
</tr>
<tr>
<td>CH</td>
<td>Switzerland</td>
<td>KG</td>
<td>Kyrgyzstan</td>
<td>NZ</td>
<td>New Zealand</td>
</tr>
<tr>
<td>CI</td>
<td>Côte d’Ivoire</td>
<td>KP</td>
<td>Democratic People’s Republic of Korea</td>
<td>PL</td>
<td>Poland</td>
</tr>
<tr>
<td>CM</td>
<td>Cameroon</td>
<td>KR</td>
<td>Republic of Korea</td>
<td>PT</td>
<td>Portugal</td>
</tr>
<tr>
<td>CN</td>
<td>China</td>
<td>KZ</td>
<td>Kazakhstan</td>
<td>RO</td>
<td>Romania</td>
</tr>
<tr>
<td>CU</td>
<td>Cuba</td>
<td>LC</td>
<td>Saint Lucia</td>
<td>RU</td>
<td>Russian Federation</td>
</tr>
<tr>
<td>CZ</td>
<td>Czech Republic</td>
<td>LI</td>
<td>Liechtenstein</td>
<td>SD</td>
<td>Sudan</td>
</tr>
<tr>
<td>DE</td>
<td>Germany</td>
<td>LK</td>
<td>Sri Lanka</td>
<td>SK</td>
<td>Sweden</td>
</tr>
<tr>
<td>DK</td>
<td>Denmark</td>
<td>LR</td>
<td>Liberia</td>
<td>SG</td>
<td>Singapore</td>
</tr>
<tr>
<td>EE</td>
<td>Estonia</td>
<td>SI</td>
<td>Slovenia</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>SK</td>
<td>Slovakia</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>SN</td>
<td>Senegal</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>SZ</td>
<td>Swaziland</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>TD</td>
<td>Chad</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>TG</td>
<td>Togo</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>TJ</td>
<td>Tajikistan</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>TM</td>
<td>Turkmenistan</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>TR</td>
<td>Turkey</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>TT</td>
<td>Trinidad and Tobago</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>UA</td>
<td>Ukraine</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>UG</td>
<td>Uganda</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>US</td>
<td>United States of America</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>UZ</td>
<td>Uzbekistan</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VN</td>
<td>Viet Nam</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>YU</td>
<td>Yugoslavia</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ZW</td>
<td>Zimbabwe</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
SYSTEM FOR OPTIMIZING MEMORY REPAIR TIME USING TEST DATA

Technical Field

The present invention relates generally to the field of testing a semiconductor memory chip and more specifically to optimizing repair time using a fuse identifier associated with the semiconductor memory chip.

Background Art

In order to ensure that a semiconductor device, such as a DRAM, is reliable, multiple tests are performed on the device before and after packaging.

A DRAM includes an array of memory cells or bits in rows and columns. After packaging, a plurality of tests are performed on the device in order to determine whether there is a defect in the array of bits that will fail over time. For example, burn-in testing is performed to accelerate failure using voltage and temperature stress. When a failed memory cell is detected, the row or column in which the failed memory cell is located is substituted by a redundant row or column, respectively. After packaging, this substitution is performed using antifuses in the memory chip.

Antifuses are capacitors including two conductive layers spaced by a thin insulative material, such as silicon nitride. Under normal biasing conditions, no DC current flows through the antifuse. Upon application of an excessive bias across the two conductive layers, however, the thin insulative material breaks down, thereby shorting the two conductive layers. Thus, redundant memory elements coupled to the antifuses can be selectively connected to circuiting external to the memory array by applying the excessive bias to desired antifuses.

If a memory chip fails any one of the tests, it is placed in a failure bin and becomes a candidate for antifuse repair. During the repair step, redundancy analysis is performed on each of the failed memory chips which involves repeating tests in order to identify specific bits that have failed. Once a failed bit is located, either the entire row or column in which it is located is replaced with a corresponding redundant row or column. Redundancy analysis has half the throughput of the initial testing analysis because the initial analysis typically tests 64 sites wide on a chip such as 16M DRAM while redundancy analysis only tests 32 sites wide on the memory chip.
Due to the relatively large amount of time required to perform redundancy analysis, only a subset of tests are run, such as the ten most commonly failed tests. However, faulty memory cells in chips failing tests not among these top ten failing tests will not be detected and repaired during redundancy analysis.

**Disclosure of the Invention**

In accordance with the purpose of the invention, as embodied and broadly described herein, a method is provided for testing integrated circuits or semiconductor memory chips, such as DRAMs, having a plurality of bits or memory cells. Each memory chip has a unique identifier, preferably a fuse identifier having a series of selectively blown fuses corresponding to a unique binary number, located on the memory chip. The information contained in the fuse identifier is also stored in a database. Tests are performed on the memory chips and when a memory chip fails a test, the memory chip is placed in a repair bin and the failed test identifier is stored in the database with the associated memory chip identifier. In order to repair the memory chip, failed test data are read out of the database and only selected tests which the chips failed are again performed on the failed memory chip in order to determine which bit in the memory chip is faulty. The failed bits are then repaired preferably by substitution of redundant rows or columns.

**Brief Description of the Drawings**

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate an embodiment of the invention and, together with the description, serve to explain the advantages and principles of the invention. In the drawings,

Fig. 1 is a block diagram of the system for testing memory chip;

Fig. 2a shows a flow chart of the steps for performing an example test selection according to one implementation of the present invention;

Fig. 2b shows a flow chart of the steps for performing an example test selection according to another implementation of the present invention; and

Fig. 3 shows an example DRAM test flow according to the present invention.
Best Mode for Carrying Out the Invention

Reference will now be made in detail to the construction and operation of preferred implementations of the present invention which are illustrated in the accompanying drawings.

Fig. 1 shows a block diagram of the memory chip or integrated circuit testing system in accordance with the present invention. Testing device 100 performs tests on a group of semiconductor memory chips 140, simultaneously. Preferably, 64 chips are tested at a time. Each memory chip has a unique identifier, preferably a fuse identifier having a series of selectively blown fuses corresponding to a unique binary number, located on the memory chip. Processor 110 oversees the testing performed by the testing device 100 and communicates with memory 120 that stores procedures for performing a variety of functions such as those outlined in the flow charts shown in Figs. 2-4. In performing these procedures, the processor 110 accesses a database 130 that stores fuse identifiers in conjunction with test identifiers that identify tests that a specific memory chip failed.

In a preferred embodiment the database includes data in a format as shown below in Table 1. The first field indicates the number of tests that a memory chip failed, a plurality of fields list test numbers designating specific tests which the chip failed and the final field indicates the unique fuse identifier.

<table>
<thead>
<tr>
<th>Tests Failed</th>
<th>Fuse Identifier</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Chip</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>3 22 34 79</td>
</tr>
<tr>
<td>2</td>
<td>1 88</td>
</tr>
<tr>
<td>3</td>
<td>4 22 33 34 79</td>
</tr>
<tr>
<td>4</td>
<td>3 22 34 80</td>
</tr>
</tbody>
</table>

Using the example shown in Table 1 the benefits of the present invention will be further described. Using the system described in the Background of the Invention, after faulty memory chips have been set aside for repair, frequently failed tests, not necessarily actually failed tests, are rerun on the memory chips in order to determine the specific bits that may be faulty. If tests 22, 34, 35, 79, and 80 are considered the most commonly failed tests then memory chip 2 will not be repaired because it does not include any bits that will fail the listed tests.
In the repair step in accordance with the present invention, a better set of tests will be selected that only includes tests actually failed. This set of tests saves time because fewer tests need to be run and it allows for a more accurate repair. A detailed description of the testing and repair of semiconductor chips in accordance with the present invention will be set forth below.

First, preferably a group of 64 memory chips is tested beginning with a first test (step 200). If any one of these memory chips fails this test (step 205), a test identifier that identifies the failed test is stored in the database in the Tests Failed Field in conjunction with the fuse identifiers listed in the Fuse Identifier field for the corresponding failed memory chip(s) (step 210). Next, if none of the memory chips failed or after storing the failed test identifiers, the system determines whether another test needs to be performed (step 215). If so, the group of memory chips are passed through steps 200-215 until no tests remain. The defective chips are then set aside (step 217). Another group of 64 chips is then tested and passed through steps 200-215. Defective chips are set aside, and the testing of successive groups of chips continues until all chips have been tested and all defective chips have been set aside and identified. The process then continues with step 220.

In one implementation of the present invention, tests that were failed by a group of the defective memory chips, are ranked beginning with the most failed test (step 220). The highest ranked test in the group is selected to be placed in a set of tests to be repeated on the memory chips (step 225). Tests failed by chips in the group that did not fail the highest ranked test, are then ranked again (step 230). The highest ranked test among these remaining tests is also selected and inserted in the set of tests to be repeated (step 235). If any of the defective memory chips in the group did not fail one of the tests in the set of tests to be repeated (step 240), then steps 230-235 are repeated until the set of tests includes at least one test failed by each defective memory chip. The final set of tests are then repeated on the defective memory chips of the group (step 245). Preferably, 32 defective memory chips are included in each group.

In another implementation, shown in Fig. 2b, re-testing time is minimized. After each of the memory chips have been tested (step 215), the database includes a plurality of sets of failed tests for each failed chip of a group to be repaired such as those shown in Table 1. A plurality of combinations of tests are generated,
wherein each combination includes at least one of the tests in each set of failed tests (step 255). For example, a few combinations of tests to be generated from Table 1 include, for example (3, 1, 4, and 80); (3, 88, 4, and 80); (3, l, and 22); (22 and 88); and (34 and 88). An amount of time required to perform each test is known. Therefore, the time required to perform each combination of tests may be calculated by summing the time required for the individual tests (step 260). The combination of tests that requires the least amount of time is then selected (step 265). For instance, the set of tests 22 and 88 will be run instead of tests 34 and 88 when the time required to perform test 22 is less than the time required to perform test 34. The selected combination of tests are performed on each of the defective memory chips in the group (step 270).

The above-described selection of tests is repeated for successive groups until all defective chips have been repaired.

As discussed below, a set of tests is repeated on the memory chip in order to determine the location of defective bits or memory cells on the memory chips. Time will be saved because tests that were not failed by any of the memory chips will not be repeated. Nor will overlapping tests be run, such as when a plurality of memory chips all fail a common test, only that common test need be repeated.

Fig. 3 shows an example DRAM test flow according to the present invention that begins by testing a memory chip using a hot pregrade step (step 300). The hot pregrade step involves performing tests such as speed grading, complex margin testing, and parametric testing all of which are performed at a temperature around 85°C on a testing apparatus such as a circuit tester manufactured by Teradyne, Inc. As noted above, preferably, a group of 64 memory chips are tested at a time.

Margin testing is performed to determine the functionality of a memory chip and to determine what effect voltage has on the write and read functions of the memory chip. This test involves writing to a memory cell in a memory chip and reading from that same cell at a variety of very low and high voltages.

If it is determined that the memory chip failed any one of these tests (step 305), then the failed test numbers are stored in database 130 (step 210), and the memory chip is placed in a repair bin (step 345). If there are any other chips to be tested (step 215) then the next test is performed (step 217) and processing continues with step 300. Otherwise, tests are selected, using criteria such as that discussed above.
and repeated (step 350). Any detected failed bits or memory cells are identified and hot repaired (step 355).

A memory chip that successfully passed the hot pregrade tests (step 300) is then further tested using burn-in tests (step 310) such as functional testing, and "infant mortality" stress which is preferably carried out for about 80 hours at a temperature of about 127°C. Infant mortalities are chip failures that occur under voltage or temperature stress. Memory chips include a polysilicon layer that may break off and cross conductive portions on the chip. An oxide layer can form between the broken off piece of the polysilicon layer and the conductive portions such that the conductive portions remain isolated. However, under voltage or temperature stress the oxide layer breaks down causing the polysilicon layer to short the conductive portions together. Therefore, by applying voltage or temperature stress to the chip, these failures are detected. Cold-burn testing may also be carried out with margin testing and functional testing at -10°C to 85°C.

During the burn-in step (step 310), functional testing is performed by promoting failure using voltage and temperature stress. When it is determined that the memory chip fails any of the burn-in tests (step 315), then processing continues with step 210 as discussed above. Otherwise, the hot final tests are performed (step 320) for speed verification. These tests include complex margin testing, parametric testing, and are all preferably performed at 85°C on a testing apparatus such as one circuit tester manufactured by Teradyne, Inc. When a memory chip fails any of the hot final tests (step 320), then processing continues with step 210 as discussed above.

Otherwise, testing continues with the cold final tests (step 330) that are also for speed verification and include complex margin testing, parametric testing, all performed preferably at -5°C on the above-described Teradyne circuit tester.

Hot final and cold final testing are similar speed tests used to determine whether a memory chip has acceptable access times for the bits, the only difference being the temperature at which these tests are carried out. In order to determine how fast a chip is, the testing includes writing to a bit address and a set period of time later, attempting to read that address to determine whether the data is there. If the data is not there, then the memory chip fails this test.

SUBSTITUTE SHEET (RULE 26)
When a memory chip fails one of the cold final tests (step 330), the
failed test numbers are stored in database 130 (step 210), and the memory chip is set
aside for repair (step 345). If there are any other chips to be tested (step 215) then
testing of these chips continues with step 300. Otherwise, tests are selected, using
criteria such as that discussed above, and repeated (step 350). Any detected failed bits
or memory cells are identified and cold repaired (step 355). As noted above, preferably
32 chips are repaired at a time.

During the repair step identified failed bits or memory cells are repaired
by replacing them with redundant bits or memory cells. The repaired chip is then
preferably re-tested.

The memory chip is determined to be a good product when the memory
chip passes all of the tests (step 340).

In an alternative embodiment all tests are performed before a failed
memory chip is set aside so that the list of failed tests in the database is complete.

The present invention thus optimizes the testing and repair process for
semiconductor memory chips. The invention accomplishes this by only performing
redundancy analysis using a group of tests that a specific memory chip or group of
memory chips has failed.

The foregoing description of a preferred embodiment of the invention
has been presented for purposes of illustration and description. It is not intended to be
exhaustive or to limit the invention to the precise form disclosed, and modifications and
variations are possible in light of the above teachings or may be acquired from practice
of the invention. For example, the present invention is not limited to testing and repair
of memory chips, but any integrated circuit requiring testing and repair. The
embodiment was chosen and described in order to explain the principles of the
invention and its practical application to enable one skilled in the art to utilize the
invention in various embodiments and with various modifications as are suited to the
particular use contemplated. It is intended that the scope of the invention be defined by
the claims appended hereto, and their equivalents.
Claims

1. A method for testing a plurality of integrated circuits, including the steps of:
   - performing a plurality of tests on the plurality of integrated circuits;
   - identifying integrated circuits that failed at least one of the plurality of tests and identifying tests failed by the integrated circuits; and
   - repeating at least one identified failed test on the identified integrated circuits.

2. A method for testing according to claim 1, wherein each of the plurality of integrated circuits has a corresponding unique integrated circuit identifier stored in a memory and each of the plurality of tests has an associated test identifier, and wherein the step of identifying further includes the step of:
   - storing failed test identifiers in the memory in association with the failed integrated circuit identifiers.

3. A method for testing according to claim 2, wherein the step of repeating includes selecting tests to be repeated by retrieving at least one of the stored failed test identifiers.

4. A method for testing according to claim 3, wherein each failed integrated circuit has a set of associated failed test identifiers stored in the memory, and wherein the step of selecting includes:
   - comparing sets of failed test identifiers for each of the failed integrated circuits;
   - selecting a subset of tests that includes at least one test from each set of failed test identifiers; and
   - repeating the subset of tests on the failed integrated circuits.

5. A method for testing according to claim 4, wherein the step of selecting a subset of tests includes the steps of:
   - determining an amount of time each test requires;
   - summing the determined amounts of time for a plurality of combinations of tests; and
   - selecting the combination of tests that requires a minimal amount of time.
6. A method for testing according to claim 4, wherein the step of selecting a subset of tests includes the steps of ranking the identified failed tests in order of the highest number of integrated circuits failing each test; and selecting the highest ranked test to be in the subset of tests.

7. A method for testing according to claim 6, further including the steps of:

ranking the identified failed tests for each of the remaining failed integrated circuits that did not fail the first of said ranked tests in order of the highest number of integrated circuits failing each of said remaining failed tests;

selecting the highest ranked test, of said identified failed tests for each of the remaining integrated circuits, to be in the subset of tests; and
repeating the steps of ranking and selecting until there are no identified circuits that did not fail at least one of the tests in the subset of tests.

8. A method for testing according to claim 1 wherein the integrated circuits each include an array of memory cells and wherein the step of repeating includes the substep of identifying at least one failed memory cell in the array of memory cells for each identified integrated circuit.

9. A method for testing as recited in claim 8, further including the step of repairing the identified at least one failed memory cell in each identified integrated circuit.

10. A method for testing an integrated circuit having an array of memory cells and an associated integrated circuit identifier stored in a memory, the method including the steps of:

performing a first test on the integrated circuit, the first test having an associated first test identifier;
determining whether the integrated circuit passed the first test;
storing a first test identifier in the memory in association with the integrated circuit identifier when the integrated circuit did not pass the first test;
reading test identifiers stored in the memory that are associated with the integrated circuit identifier; and
repeating at least one test associated with the read test identifiers for the first memory chip.

11. The method for testing according to claim 10, further including the steps of:

- performing a second test on the integrated circuit when the integrated circuit passes the first test;
- determining whether the integrated circuit passed the second test; and
- storing a second test identifier in the memory in association with the integrated circuit identifier when the integrated circuit did not pass the second test.

12. The method for testing according to claim 10, wherein the step of performing a first test includes performing a plurality of tests each having an associated test identifier and wherein the step of determining includes determining whether the integrated circuit failed any one of the plurality of tests, wherein the step of storing includes storing a corresponding test identifier in association with an integrated circuit identifier for each failed test, and wherein the test of repeating includes repeating at least one of the tests failed by each failed integrated circuit.

13. The method for testing according to claim 12, wherein each failed integrated circuit has a set of associated failed test identifiers stored in the memory, and wherein the step of selecting includes:

- comparing sets of failed test identifiers for each of the failed integrated circuits;
- selecting a subset of tests that includes at least one test from each set of failed test identifiers; and
- repeating the subset of tests on the failed integrated circuits.

14. A method for testing according to claim 13, wherein the step of selecting a subset of tests includes the steps of:

- determining an amount of time each test requires;
- summing the determined amounts of time for a plurality of combinations of tests; and
- selecting the combination of tests that requires a minimal amount of time.
15. A method for testing according to claim 13, wherein the step of selecting a subset of tests includes the steps of:

   ranking the identified failed tests in order of the highest number of integrated circuits failing each test; and

   selecting the highest ranked test of said identified failed tests for each of the remaining integrated circuits to be in the subset of tests.

16. A method for testing according to claim 15, further including the steps of:

   ranking the identified failed tests for each of the remaining failed integrated circuits that did not fail the first of said ranked tests in order of the highest number of integrated circuits failing each of said remaining failed tests;

   selecting the highest ranked test, of said identified failed tests for each of the remaining integrated circuits, to be in the subset of tests; and

   repeating the steps of ranking and selecting until there are no identified circuits that did not fail at least one of the tests in the subset of tests.

17. An apparatus for testing a plurality of integrated circuits, including:

   means for performing a plurality of tests on the plurality of integrated circuits;

   means for identifying integrated circuits that failed at least one of the plurality of tests and identifying tests failed by the integrated circuits; and

   means for repeating at least one identified failed test on the identified integrated circuits.

18. An apparatus for testing according to claim 17, wherein each of the plurality of integrated circuits has a corresponding unique integrated circuit identifier stored in a memory and each of the plurality of tests has an associated test identifier, and wherein the means for identifying further includes:

   means for storing failed test identifiers in the memory in association with the failed integrated circuit identifiers.

19. An apparatus for testing according to claim 18, wherein the means for repeating includes means for selecting tests to be repeated by retrieving at least one of the stored failed test identifiers.
20. An apparatus for testing according to claim 19, wherein each failed integrated circuit has a set of associated failed test identifiers stored in the memory, and wherein the means for selecting includes:
   means for comparing sets of failed test identifiers for each of the failed integrated circuits;
   means for selecting a subset of tests that includes at least one test from each set of failed test identifiers; and
   means for repeating the subset of tests on the failed integrated circuits.
21. An apparatus for testing according to claim 20, wherein the means for selecting a subset of tests includes:
   means for determining an amount of time each test requires;
   means for summing the determined amounts of time for a plurality of combinations of tests; and
   means for selecting the combination of tests that requires a minimal amount of time.
22. An apparatus for testing according to claim 20, wherein the means for selecting a subset of tests includes:
   means for ranking the identified failed tests in order of the highest number of integrated circuits failing each test; and
   means for selecting the highest ranked test to be in the subset of tests.
23. An apparatus for testing according to claim 22, further including:
   means for ranking the identified failed tests for each of the remaining failed integrated circuits that did not fail the first of said ranked tests in order of the highest number of integrated circuits failing each of said remaining failed tests;
   means for selecting the highest ranked test, of said identified failed tests for each of the remaining integrated circuits, to be in the subset of tests; and
   means for repeatedly activating the means for ranking and selecting until there are no identified circuits that did not fail at least one of the tests in the subset of tests.
24. An apparatus for testing according to claim 17 wherein the integrated circuits each include an array of memory cells and wherein the means for
repeating includes a means for identifying at least one failed memory cell in the array of memory cells for each identified integrated circuit.

25. An apparatus for testing as recited in claim 24, further including a means for repairing the identified at least one failed memory cell in each identified integrated circuit.

26. An apparatus for testing an integrated circuit having an array of memory cells and an associated integrated circuit identifier stored in a memory, including:

   means for performing a first test on the integrated circuit, the first test having an associated first test identifier;

   means for determining whether the integrated circuit passed the first test;

   means for storing a first test identifier in the memory in association with the integrated circuit identifier when the integrated circuit did not pass the first test;

   means for reading test identifiers stored in the memory that are associated with the integrated circuit identifier; and

   means for repeating at least one test associated with the read test identifiers for the first memory chip.

27. An apparatus for testing according to claim 26, further including:

   means for performing a second test on the integrated circuit when the integrated circuit passes the first test;

   means for determining whether the integrated circuit passed the second test; and

   means for storing a second test identifier in the memory in association with the integrated circuit identifier when the integrated circuit did not pass the second test.

28. An apparatus for testing according to claim 26, wherein the means for performing a first test includes means for performing a plurality of tests each having an associated test identifier and wherein the means for determining includes means for determining whether the integrated circuit failed any one of the plurality of tests, wherein the means for storing includes means for storing a corresponding test identifier in association with an integrated circuit identifier for each failed test, and
wherein the test of repeating includes means for repeating at least one of the tests failed by each failed integrated circuit.

29. An apparatus for testing according to claim 18, wherein each failed integrated circuit has a set of associated failed test identifiers stored in the memory, and wherein the means for selecting includes:

   means for comparing sets of failed test identifiers for each of the failed integrated circuits;

   means for selecting a subset of tests that includes at least one test from each set of failed test identifiers; and

   means for repeating the subset of tests on the failed integrated circuits.

30. An apparatus for testing according to claim 29, wherein the means for selecting a subset of tests includes:

   means for determining an amount of time each test requires;

   means for summing the determined amounts of time for a plurality of combinations of tests; and

   means for selecting the combination of tests that requires a minimal amount of time.

31. An apparatus for testing according to claim 29, wherein the means for selecting a subset of tests includes:

   means for ranking the identified failed tests in order of the highest number of integrated circuits failing each test; and

   means for selecting the highest ranked test to be in the subset of tests.

32. An apparatus for testing according to claim 31, further including:

   means for ranking the identified failed tests for each of the remaining failed integrated circuits that did not fail the first of said ranked tests in order of the highest number of integrated circuits failing each of said remaining failed tests;

   means for selecting the highest ranked test, of said identified failed tests for each of the remaining integrated circuits, to be in the subset of tests; and

   means for repeatedly activating the means for ranking and selecting until there are no identified circuits that did not fail at least one of the tests in the subset of tests.
FIG. 1
Generate a Plurality of Combinations of Tests, Each Combination Including at Least One of the Tests in Each Set of Failed Test

Calculating an Among of Time Each Combination of Tests Requires

Select the Combination that Requires the Least Amount of Time

Repeat the Selected Combination of Tests on the Failed Memory Chips

FIG. 2b

SUBSTITUTE SHEET (RULE 26)
# INTERNATIONAL SEARCH REPORT

**A. CLASSIFICATION OF SUBJECT MATTER**

| IPC       | G 11 C 29/00 | G 06 F 11/263 |

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

| IPC       | G 11 C | G 06 F |

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>RITTER H.C. ET AL.: &quot;Built-in test processor for self-testing repairable random access memories&quot; INTERNATIONAL TEST CONFERENCE 1987 PROCEEDINGS, 1 - 3 September 1987, WASHINGTON D.C., USA, pages 1078-1084, XP002048111 see page 1080, column 1, line 18 - column 2, line 9; figure 2</td>
<td>1-4, 8-13, 17-20, 24-29</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of box C. | Patient family members are listed in annex.

Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

Later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

Document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

Document member of the same patent family

**Date of the actual completion of the international search**

26 November 1997

**Date of mailing of the international search report**

12/12/1997

**Name and mailing address of the ISA**

European Patent Office, P. B. 5818 Patentlaan 2 NL-2280 HV Rijswijk
Tel: (+31-70) 340-2040, Tx: 31 651 epo nl, Fax: (+31-70) 340-3016

Authorized officer

Sarasua Garcia, L
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US 5 293 323 A (DOSKOCIL ET AL.) 8 March 1994 see abstract; claims 1-7; figure 4</td>
<td>1-32</td>
</tr>
<tr>
<td>A</td>
<td>JP 07 055 895 A (DEGUCHI) 3 March 1995 &amp; US 5 648 975 A (DEGUCHI) 15 July 1997 see abstract; claims 1,2; figures 4,6</td>
<td>1-32</td>
</tr>
<tr>
<td>Patent document cited in search report</td>
<td>Publication date</td>
<td>Patent family member(s)</td>
</tr>
<tr>
<td>---------------------------------------</td>
<td>-----------------</td>
<td>-------------------------</td>
</tr>
<tr>
<td>US 5293323 A</td>
<td>08-03-94</td>
<td>CA 2077772 A</td>
</tr>
<tr>
<td>JP 7055895 A</td>
<td>03-03-95</td>
<td>US 5648975 A</td>
</tr>
</tbody>
</table>