

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
19 February 2004 (19.02.2004)

PCT

(10) International Publication Number
WO 2004/015782 A1

(51) International Patent Classification⁷: **H01L 29/78**,
21/336, 29/49, 29/45, 29/51

(21) International Application Number:
PCT/US2003/025057

(22) International Filing Date: 8 August 2003 (08.08.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/217,758 12 August 2002 (12.08.2002) US
10/342,576 14 January 2003 (14.01.2003) US

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant: **ACORN TECHNOLOGIES, INC.** [US/US];
881 Alma Real Drive, Pacific Palisades, CA 90272 (US).

(72) Inventors: **GRUPP, Daniel, E.**; 334 Leland Avenue, Palo Alto, CA 94306-1127 (US). **CONNELY, Daniel, J.**; 525 Rutherford Avenue, Redwood City, CA 94061-4215 (US).


(74) Agent: **FAHMI, Tarek**; Blakely, Sokoloff, Taylor & Zafman LLP, 12400 Wilshire Boulevard, Seventh Floor, Los Angeles, CA 90025 (US).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: INSULATED GATE FIELD EFFECT TRANSISTOR HAVING PASSIVATED SCHOTTKY BARRIERS TO THE CHANNEL



(57) Abstract: A transistor includes a semiconductor channel (220) disposed nearby a gate (270) and in an electrical path between a source (250) and a drain (260), wherein the channel and at least one of the source or the drain are separated by an interface layer (230, 240) so as to form a channel - interface layer - source/drain junction in which a Fermi level of the semiconductor channel is depinned in a region near the junction and the junction has a specific contact resistance of less than approximately $1000 \Omega \cdot \mu\text{m}^2$. The interface layer may include a passivating material such as a nitride, a fluoride, an oxide, an oxynitride, a hydride and/or an arsenide of the semiconductor of the channel. In some cases, the interface layer consists essentially of a monolayer configured to depin the Fermi level of the semiconductor of the channel, or an amount of passivation material sufficient to terminate all or a sufficient number of dangling bonds of the semiconductor channel to achieve chemical stability of the surface. Also, the interface layer may include a separation layer of a material different than the passivating material. Where used, the separation layer has a thickness sufficient to reduce effects of metal-induced gap states in the semiconductor channel.

WO 2004/015782 A1

INSULATED GATE FIELD EFFECT TRANSISTOR HAVING PASSIVATED SCHOTTKY BARRIERS TO THE CHANNEL

RELATED APPLICATIONS

[0001] The present application is a continuation-in-part of co-pending U.S. Patent Application No.10/217,758, entitled "Method for Depinning the Fermi Level of a Semiconductor at an Electrical Junction and Devices Incorporating Such Junctions", by Daniel Grupp and Daniel J. Connelly, filed on August 12, 2002, and assigned to the same assignee as the present application. This patent application is hereby incorporated by reference in its entirety.

FIELD OF THE INVENTION

[0002] The invention relates generally to solid-state switching and amplification devices. More particularly, the invention relates to a transistor having passivated metal-semiconductor junctions from the source to the channel and/or from the channel to the drain and at which the Fermi level of a semiconductor which comprises the channel is depinned.

BACKGROUND

[0003] One of the most basic electrical junctions used in modern devices is the metal-semiconductor junction. In these junctions, a metal (such as aluminum) is brought into contact with a semiconductor (such as silicon). This forms a device (a diode) which can be inherently rectifying; that is, the junction will tend to conduct current in one direction more favorably than in the other direction. In other cases, depending on the materials used, the junction may be ohmic in nature (i.e., the contact may have negligible resistance regardless of the direction of current flow). In addition to diodes, such metal – semiconductor junctions are also present at source/drain – channel interfaces within a class of transistors known as MOSFETs (metal oxide semiconductor field effect transistors).

[0004] As explained in the above-cited patent application, there exists at a metal-semiconductor contact a so-called Schottky barrier. The Schottky barrier at a conventional metal – semiconductor junction is characterized by Fermi level pinning of the semiconductor, due to both extrinsic and intrinsic surface states. The extrinsic states may arise from defects in the crystal structure of the interface. The intrinsic states arise from the quantum-mechanical penetration of the electrons in the metal into the bandgap of the semiconductor. These so-called metal-induced gap states (MIGS) appear to be of fundamental importance in explaining the physics of such

junctions. See J. Tersoff, "Schottky Barrier Heights and the Continuum of Gap States," Phys. Rev. Lett. 52 (6), Feb. 6, 1984.

[0005] The Schottky barrier height at a metal–semiconductor interface determines the electrical properties of the junction. Thus, if it were possible to control or adjust the barrier height of a metal – semiconductor junction, electrical devices of desired characteristics could be produced. To tune the barrier height, the Fermi level of the semiconductor must be depinned. As discussed in detail in the above-cited patent application, the present inventors have achieved this goal in a device that still permits substantial current flow between the metal and the semiconductor. Below, the inventors present an application of this technology to MOSFET devices.

[0006] MOSFETs which incorporate Schottky junctions have a long—and largely unfruitful—history. In 1966, Lepselter and Kahng were investigating Schottky diodes. In that year they received U.S. Patent 3,290,127 directed to a device with a PtSi/Si interface. Use of the silicide was found to be an improvement over previous metal/Si contacts. The diodes were reproducible and stable, in part because the interface was sealed, as noted by the inventors at the time. The silicide also may reduce the extrinsic surface states (defects). The remaining pinning is most likely due to intrinsic surface states (MIGS), although this was not recognized at the time. Shortly thereafter, Lepselter and Sze incorporated the Schottky barrier into a MOSFET (see M. P. Lepselter and S. M. Sze, "SB-IGFET: An insulated-gate field-effect transistor using Schottky barrier contacts as source and drain", Proc. IEEE 56, 1088 (1968)). U.S. Patent 3,590,471 to Lepselter discussed the incorporation of the Schottky barriers, but the channel was still essentially isolated by implanted regions. The first patent for a channel isolated by Schottky barriers (U.S. Patent 3,708,360) was issued to Wakefield and Cunningham in 1973. This device also utilized silicided junctions.

[0007] In U.S. Patent 4,300,152, Lepselter described a Schottky barrier MOSFET. By eliminating the pn-junction in the source-substrate region, Lepselter showed that the parasitic pnpn structure responsible for latch-up could be eliminated. The proposed devices still utilized PtSi for the source and drain metal, however.

[0008] An extension of Lepselter's early work is found in U.S. Patent 4,485,550 to Koeneke et al. In these devices, an extra implant is added to extend beyond the source metal. This is similar to modern CMOS halo implants. The extra implant improves the drive current capabilities of the transistor by bringing the channel edge under the gate. The channel isolation in this device is from a pn-junction, not the PtSi source metal. An attempt to bring the source under the gate was

investigated by recessing the source/drain contacts by etching (see C.J. Koeneke et al., "Schottky MOSFET for VLSI", IEDM, 367 (1981)). Sidewall spacers were still a limiting factor, however. This was improved by Snyder as described in US Patent 6,303,479, which also disclosed the ability to control vertical doping profiles without regard to horizontal profile control. The contacts were again made from PtSi.

[0009] U.S. Patent 6,096,590 to Chan et al. describes a device in which the PtSi/Si junctions are not recessed. This yields a poor sub-threshold slope from reduced coupling of the gate at the edge of the channel. Exponential turn-on, indicative of the Schottky barrier being too high, is seen in measurements presented in the patent. Further, the gate-source capacitance will be high.

[0010] Recently, MOSFET devices having metal – semiconductor junctions between a source/drain and a channel have been demonstrated with sub-50 nm channel-lengths, using PtSi₂ (see, e.g., C. Wang et al., "Sub-40 nm PtSi Schottky source/drain metal-oxide field-effect transistors", Appl. Phys. Lett. 74, 1174 (1999); and A. Itoh et al., "A 25-nm-long channel metal-gate p-type Schottky source/drain metal-oxide-semiconductor field-effect transistor on separation-by-implanted-oxygen substrate", J. Journal Appl. Phys. Part 1 39, 4757 (2000)), ErSi₂ (see, e.g., J. Kedzierski et al., "Complementary silicide source/drain thin-body MOSFETs for the 20 nm gate length regime", IEDM Tech. Dig., International Electron Devices Meeting 2000, San Francisco, CA, p. 00-57 (2000); and W. Saitoh et al., "Analysis of short-channel Schottky source/drain metal-oxide-semiconductor field-effect transistor on silicon-on-insulator substrate and demonstration of sub-50-nm n-type devices with metal gate", J. Journal Appl. Phys. Part 1 38, 6226 (1999)), and CoSi₂ (see, e.g., U. K. Matsuzawa et al., "Enhancement of hot-electron generation rate in Schottky source metal-oxide-semiconductor field-effect transistors", Appl. Phys. Lett. 76, 3992 (2000)) for the source/drain metal. Also, simulations have been performed all the way down to channel lengths of 10 nm (see, e.g., C. K. Huang et al., "Two-dimensional numerical simulation of Schottky barrier MOSFET with channel length to 10 nm", IEEE Trans. on Elect. Dev. 45, 842 (1998)), although a poor choice of device parameters limited the performance results, e.g., a large Φ_B . The performance of all of these devices is limited in part by the inability to control, and especially to lower, the height of the Schottky barrier at the source and drain interfaces to the channel.

[0011] Only two disclosures of a non-silicide pure-metal/Si contact embodiment of a Schottky-barrier MOSFET have been found by the present inventors. Welch, U.S. Patent 5,663,584, seems to describe Schottky barrier MOSFET systems and fabrication thereof; however, a contact of

"metal or metal silicide" is mentioned. This is inappropriate for fabrication of a device with a controlled barrier height. That is, there is no surface treatment or interface dielectric disclosed.

[0012] The disclosure by Hebiguchi in U.S. Patent 5,801,398 is perhaps more practical, and a method for manufacturing a thin-film transistor such as for use in displays is presented. In this device (which is a field effect transistor or FET), the source/drain contacts to the Si channel are metal (a list of possibilities is presented), but again, no surface preparation is mentioned.

[0013] **Figure 1** shows the FET 100 that was discussed by Hebiguchi. The transistor contains a glass substrate 110, a gate electrode 120, a gate insulating film 130, a drain electrode 140, a source electrode 150, and a semiconductor active film 160. During operation, voltage is applied to the source electrode 150 and to the gate electrode 120. The voltage applied to the gate electrode 120 changes the electrical properties of the semiconductor active film 160 allowing current to flow from the source electrode 150 to the drain electrode 140. In particular, the voltage applied to the gate electrode 120 creates a channel-generating region 170, in the semiconductor active film 160 a short distance from the gate insulating film 130, through which current may flow.

[0014] Hebiguchi describes the semiconductor active film 160 as being hydrogenated amorphous silicon, the drain and source electrodes 140 and 150 are formed of conductive materials (metals) such as chromium (Cr), aluminum (Al), tantalum (Ta), platinum (Pt), gold (Au), tungsten (W), nickel (Ni), molybdenum (Mo), or certain mixtures of these materials, and the junctions between the semiconductor active film 160 and the source and drain electrodes 150 and 140 are insulating Schottky barriers. The metal selected for an n-channel thin film transistor is chosen on the basis of having a workfunction that is smaller than that of silicon and the metal selected for a p-channel thin film transistor has a workfunction that is larger than that of silicon.

[0015] A significant limitation with the transistor discussed in Hebiguchi, is the generally poor control over the Schottky barrier height. As is well known, use of different metals with widely varying work functions tends to result in Schottky barriers which vary in height over a dramatically reduced range. Further, no special effort is made in Hebiguchi to control or reduce extrinsic surface states.

[0016] Another type of junction to the channel is introduced by Yoshimura in U.S. Patent 6,037,605, with the stated goal being to reduce short-channel effects. An oxide or nitride is disposed between Si source and drain contacts and a Si channel. The oxide is thicker farther away from the channel (down into the Si) to reduce currents not controlled by the gate. The

thickness of the oxide is "sufficiently thin to permit charge tunneling", and is disclosed to be 0.5 to 2.0 nm. This differs from the present invention, which is described in detail below, in several ways, for example the use of Si as a source/drain, as opposed to a metal.

SUMMARY OF THE INVENTION

[0017] A transistor includes a semiconductor channel disposed nearby a gate (e.g., separated therefrom by a dielectric) and disposed in an electrical path between a source and a drain, wherein the channel and at least one of the source or the drain are separated by an interface layer so as to form a channel – interface layer – source/drain junction in which a Fermi level of the semiconductor channel is depinned in a region near the junction and the junction has a specific contact resistance of less than approximately $1000 \Omega \cdot \mu\text{m}^2$. The interface layer may include a passivating material such as a nitride, a fluoride, an oxide, an oxynitride, a hydride and/or an arsenide of the semiconductor of the channel. In some cases, the interface layer consists essentially of a monolayer configured to depin the Fermi level of the semiconductor of the channel, or an amount of passivation material sufficient to terminate all or a sufficient number of dangling bonds of the semiconductor channel to achieve chemical stability of the surface. Also, the interface layer may include a separation layer of a material different than the passivating material. Where used, the separation layer has a thickness sufficient to reduce the effects of intrinsic surface states in the semiconductor channel.

BRIEF DESCRIPTION OF THE DRAWINGS

[0018] The present invention is illustrated by way of example, and not limitation, in the figures of the accompanying drawings, in which like reference numerals refer to similar elements.

[0019] **Figure 1** shows a conventional FET having metal – semiconductor Schottky junctions between the source and the channel and the channel and the drain.

[0020] **Figure 2** shows a FET having passivated metal – semiconductor junctions from the source to the channel and from the channel to the drain, according to one embodiment of the present invention.

[0021] **Figure 3** shows a method for fabricating a transistor having passivated metal – semiconductor junctions from the source to the channel and from the channel to the drain, according to one embodiment of the present invention.

[0022] **Figures 4A-4I** show intermediate substrates representing fabrication of a transistor having passivated aluminum-silicon junctions formed from an aluminum source to a silicon channel and from the silicon channel to an aluminum drain, according to one embodiment of the present invention.

[0023] **Figure 5A** illustrates portions of a conventional FinFET device.

[0024] **Figure 5B** illustrates portions of a FinFET device having interface layers between the source/drain and the channel in accordance with an embodiment of the present invention.

[0025] **Figure 6A** illustrates portions of a conventional vertical MOSFET device.

[0026] **Figure 6B** illustrates portions of a vertical MOSFET device having interface layers between the source/drain and the channel in accordance with an embodiment of the present invention.

[0027] **Figure 7A** illustrates portions of a conventional MESFET device.

[0028] **Figure 7B** illustrates portions of a MESFET device having an interface layer between the gate and the channel in accordance with an embodiment of the present invention.

[0029] **Figure 8** illustrates the operation of different n-type devices having tunnel barriers in accordance with an embodiment of the present invention under various gate voltage conditions.

DETAILED DESCRIPTION OF THE INVENTION

[0030] The above-cited co-pending patent application describes processes for depinning the Fermi level of a silicon-based or germanium semiconductor (e.g., Si, SiC, SiGe, SiGeC, or Ge) at a metal-semiconductor junction as well as devices that use such a junction. As more fully discussed in that application, an interface layer is introduced between the semiconductor and the metal. The interface layer functions to passivate the semiconductor surface (that is, terminate dangling bonds that may otherwise be present at the semiconductor surface so as to assure chemical stability of the surface) and to displace the semiconductor from the metal so as to reduce the effect of MIGS.

[0031] As discussed more fully below, the present inventors have determined that for thin interface layers disposed between a metal and a silicon-based or germanium semiconductor (e.g., Si, SiC, SiGe, SiGeC, or Ge), so as to form a metal – interface layer – semiconductor junction, there exist corresponding minimum specific contact resistances. Indeed, minimum specific

contact resistances of less than or equal to approximately $1000 \Omega - \mu m^2$ or less than or equal to approximately $100 \Omega - \mu m^2$ or less than or equal to approximately $50 \Omega - \mu m^2$ or less than or equal to approximately $10 \Omega - \mu m^2$ or even less than or equal to approximately $1 \Omega - \mu m^2$ may be achieved for such junctions in accordance with the present invention. To achieve such low contact resistances, a metal that has a work function near the conduction band of the semiconductor for n-type semiconductors, or a work function that is near the valence band for p-type semiconductors, is selected.

[0032] The effect of (and reason for) using such metals may be understood with reference to **Figure 8**. Shown in the illustration is a 2x2 grid of band diagrams. The upper two diagrams illustrate the operation of an n-type device having tunnel barriers (in the form of an interface layer configured in accordance with the present invention) and a metal source/drain in which the workfunction is aligned to the semiconductor channel conduction band under different gate voltages. Notice that the device is OFF (i.e., not conducting current) when the gate-to-source voltage (V_{GS}) is 0. The device is ON (i.e., conducting current) when $V_{GS} > 0$. The lower two diagrams illustrate the operation of the n-type device having a metal source/drain in which the workfunction is aligned to the semiconductor channel mid-gap. Notice that even in the ON state ($V_{GS} > 0$) a barrier to current flow exists due to band bending. This results in a higher contact resistance.

[0033] The interface layers described in the above-cited patent application may be used in connection with a semiconductor surface of a channel in a FET, as discussed below. That is, an interface layer may be disposed between a source and a channel, a channel and a drain, or both of an insulated gate field effect transistor. Such use of an interface layer is described in detail herein. The present invention provides a source – channel and/or channel – drain contact wherein the Fermi level of the source and/or drain metal is aligned (or approximately aligned) with the conduction or valence band of the semiconductor, depending on the type of semiconductor material and metals used.

[0034] In addition, the junction of the present invention can be used in making contacts to source or drain implanted wells and will have the advantage of reducing the need for high doping levels (which are now reaching their limits of solid solubility). The high doping profiles were required in the past in order to keep the junction depletion layer relatively thin, so as to increase the tunneling current, thus reducing the junction resistance. However, it is becoming increasingly difficult to increase doping profiles in order to provide low resistance junctions. It may be possible to reach the same level of resistance with a lower doping concentration using the present invention. It may further be possible to achieve much lower resistance even with lower

doping concentration. When the present invention is used with high doping levels, the resistance will be further reduced.

[0035] To aid in the understanding of the present invention, the following description provides specific details of presently preferred embodiments of the invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without some of these specific details, for example by substituting well-known equivalent materials in place of those described herein for semiconductors, passivation layers and/or conductors. Where the discussion refers to well-known structures and devices, block diagrams are used, in part to demonstrate the broad applicability of the present invention to a wide range of such structures and devices.

[0036] The present inventors have devised a scheme to passivate a semiconductor surface such as a channel surface within a Schottky barrier transistor. The scheme involves forming a passivation layer which is a nitride, hydride, oxide, arsenide and/or fluoride of the semiconductor that makes up the channel. In some cases (e.g., when the passivating layer is a hydride or fluoride of the semiconductor of the channel), it may be necessary to include a separation layer between the semiconductor and the metal source/drain to reduce or eliminate the effect of intrinsic surface states in the semiconductor channel. The term interface layer will be used in connection with the present invention to include passivation layers alone and passivation layers in combination with separation layers, where such separation layers are appropriate.

[0037] The interface layer chemically neutralizes and physically protects the semiconductor channel surface. The interface layer also allows for a tunable Schottky barrier, having a height that depends on bulk characteristics of the channel semiconductor and the source/drain metal, rather than on surface properties. This allows greater control over the barrier height to meet the operational characteristics that are desired for the transistor. This scheme differs from past attempts by others to insulate channel surfaces and provide adjustable Schottky barriers in that the passivation materials used for the interface layer are not limited to metals that readily form silicides with the semiconductor channel. In other words, the present invention decouples the need for semiconductor passivation from other considerations used to select the source/drain metal, such as the desirability of a particular workfunction. It further provides for greater control of the Schottky-barrier height than previously possible.

I. An Exemplary Transistor

[0038] **Figure 2** shows a transistor 200 formed on a substrate 210 (e.g., a semiconductor substrate such as Si or a compound substrate such as SOI) and configured in accordance with an embodiment of the present invention. The transistor 200 contains a channel 220 that is separated from a source 250 and a drain 260 by interface layers 230 and 240, respectively, each of which form passivated Schottky barriers. The particular transistor 200 shown, which is one example of a switching device, is an Insulated Gate FET. The interface layers 230 and 240 passivate the surfaces of channel 220 in the regions of the source/drain – channel junctions by chemically stabilizing the channel surface. The interface layers 230 and 240 also reduce or eliminate the effect of MIGS in the region of the source/drain – channel junctions by displacing the source/drain (250/260) away from the channel 220. The result of introducing the interface layers 230 and 240 between the semiconductor channel 220 and the metal source/drain 250/260 is a depinning of the Fermi level of the semiconductor that makes up channel 220. When the Fermi level of the semiconductor is depinned, the height of the Schottky barrier will depend only on the difference of the bulk workfunctions of the metal and the semiconductor in contact at the junction, and will not be dependent upon the interface. The reduction in the effectiveness of the MIGS to pin the Fermi level depends on the choice of interface dielectric. There will be MIGS at the interface between the metal and the dielectric. In general, dielectrics have much weaker MIGS than semiconductors, primarily due to larger bandgaps. Thus the choice of dielectric is important in determining the final electrical characteristics of the Schottky barrier junction.

[0039] The transistor 200 also includes a gate 270 surrounded by an insulator 280. The terms gate, source and drain each refer to terminals of a three terminal Insulated Gate FET. The source 250 and drain 260 are the terminals between which conduction occurs under the influence of an electric field resulting from a voltage applied to the gate 270. The source 250 and the drain 260 are provided at opposite ends of the channel 220 so that the channel 220 is disposed between the source 250 and the drain 260. Often, though it is not a requirement of the present invention, the source 250 and drain 260 are fabricated such that they are geometrically symmetrical. Symmetrical source and drain terminals may be referred to as source/drain terminals. A particular terminal may be designated a source or a drain on the basis of the voltage to be applied to that terminal when the FET is operated in an electrical circuit. In the particular transistor 200 shown, the source 250 is provided at a left-hand side of the channel 220 and the drain 260 is provided at a right-hand side of the channel 220, although another embodiment is contemplated wherein the source 250 and the drain 260 are interchanged.

[0040] The source 250 and the drain 250 may each contain a conductor, preferably a metal. Examples of metals that may be used include pure metals, alloys, refractory metals, metals that do not form silicides, and metals having a predetermined work function. The gate 270, which may also preferably contain a conductor, such as a metal, is located above the channel 220 and is capacitively coupled to the channel 220 through the insulator 280. Note, in other embodiments the transistor's three terminals may be co-planar or the gate 270 may be disposed below the level of the source 250 and/or the drain 260 in the substrate 210.

[0041] The insulator 280 (which may be made of a dielectric such as an oxide of the metal gate or an oxide of a semiconductor) surrounds the gate 270 and separates the gate 270 from the source 250, the drain 260, the channel 220, and the interface layers 230 and 240. The insulator 280 is of a sufficient thickness to provide a high resistance between the gate 270 and the channel 220 such that essentially no current flows between the gate 270 and the channel 220. For example, the resistance may be between about 10^8 Ohms and about 10^{12} Ohms, or greater. Such a resistance may allow the gate 270 and the channel 220 to be capacitively coupled, while preventing current from flowing between the gate 270 and the channel 220.

[0042] The insulator 280 may also or alternatively contain a high-k dielectric material that has a higher dielectric constant than that of silicon dioxide (i.e., higher than about 4.0). The high-k material may allow the same charge induced in the channel 220 under the gate 270 to be achieved at the same gate voltage in a thicker layer. That is, the higher dielectric constant may allow the insulator 280 to have a greater layer thickness than a corresponding layer of silicon dioxide that provides the same amount of insulation. The increased thickness may simplify fabrication of the transistor 200. The thicker layer may also have less leakage current than a thinner SiO_2 layer. Exemplary high-k dielectric materials that are contemplated include materials having a dielectric constant greater than about 4 (e.g., zinc oxide, ZnO), greater than about 10 (e.g., aluminum oxide, Al_2O_3), greater than about 20 (e.g., zirconium oxide, ZrO_2), and greater than about 40 (e.g., hafnium oxide, HfO).

[0043] As discussed above, the channel 220 contains a semiconductor material. The term semiconductor is used to refer to a material having a bandgap that is greater than about 0.1 electron volts and less than about 4 electron volts. Exemplary semiconductors that are contemplated include Si, Ge, SiGe or SiC. The semiconductor material may have a wide range of doping levels including no doping at all. The interface layers 230 and 240 each contain a passivation material that provides passivation to the channel 220 by covalently bonding with a dangling bond of a surface semiconductor atom to fully coordinate the semiconductor atom and

thereby help passivate the semiconductor atom. The passivation material is preferably selected from the group consisting of a hydride, a nitride, an arsenide, an oxide and a fluoride of the semiconductor channel 220. Depending on the passivation material selected (e.g., where H, As or F are used as passivation materials), a separation layer in addition to a passivation layer within the interface layers 230 and 240 may be needed. Of course, the combination of the passivation layer and the separation layer must be sufficiently thin to permit the low specific contact resistances described in the above-cited patent application. Further details regarding the formation of an interface layer may be found in the above-cited patent application and will not be repeated herein.

II. Fabricating a Transistor Having Passivated Schottky Barriers to the Channel

[0044] **Figure 3** shows a method 300 for fabricating a transistor having passivated metal – semiconductor junctions from the source to the channel and from the channel to the drain, according to one embodiment of the present invention. The method starts at block 301 and then proceeds to block 310 where a substrate is provided. At block 320 an insulated gate structure is formed on the substrate. The insulated gate structure may contain a gate having a conductive material (e.g., a metal) and a gate insulator having an insulating material beneath the conductive material. Then at block 330 a channel is formed under the insulated gate. The channel may include undercut void regions subjacent the gate dielectric and extending into the channel on both ends of the insulated gate structure. The method advances to block 340 where an interface layer is formed on the channel sides. Forming the interface layer may include creating a passivating layer and (where necessary) a separation layer using one or more of the materials discussed above. The method then advances to block 350 where a source and drain are formed on opposite sides of the channel, including on the interface layer, and within any undercut regions. Depending upon the interface layer thickness and robustness, the source and drain may be formed by substantially non-invasive approaches. The method terminates at block 360.

[0045] An alternative procedure does not use the undercut described above. Instead, there is an “underlap”. That is, in the alternative process the width of the gate is intentionally made less than the width of the channel so that the gate underlaps the channel.

III. Exemplary Process For Fabricating a Transistor

[0046] **Figures 4A-I** show intermediate substrates, representing fabrication of the transistor shown in Figure 4I, according to one embodiment of the present invention. The particular transistor shown in Figure 4I contains passivated aluminum-silicon junctions 482I and 484I formed from the aluminum source 492I to the silicon channel 430I and from the silicon channel 430I to the aluminum drain 494I. However, this is merely one example of a transistor configured in accordance with the present invention. For example, planar devices, wherein the gate, source and drain are co-planar in or above the substrate are also within the scope of the present invention, as are embodiments where the gate is disposed in a plane below the source and/or drain. Likewise, embodiments wherein the width of the gate is less than the width of the channel are included within the present invention.

[0047] **Figures 4A-I** therefore show one embodiment of fabricating a transistor, according to the method 300. **Figures 4A-4C** show providing a substrate and forming an insulated gate on the substrate. **Figures 4D-4E** show forming a channel beneath the insulated gate, such that the channel and the insulated gate define a first and a second undercut void region that extend underneath the insulated gate toward the channel from a first and a second side of the insulated gate. **Figure 4G** shows forming an interface layer on exposed sidewall surfaces of the channel. Finally, **Figures 4F, 4G, and 4H** show forming a source and a drain terminal on a first and a second side of the channel including on the interface layers, and forming extension tips within the undercut voids beneath the insulated gate.

[0048] **Figure 4A** shows a first intermediate substrate 400A containing a silicon substrate 410A, a layer of buried oxide of silicon 420A, a layer of silicon on insulator 430A, a layer of an oxide of silicon 440A, and an aluminum gate 450A. The layers 410A-430A represent a conventional Silicon On Insulator (SOI) substrate. The SOI substrate includes the buried layer 440A to help isolate proximate semiconductor devices formed in the layer of silicon on insulator. This isolation may help reduce short-channel effects, as compared to semiconductor devices formed in a bulk wafer. The buried oxide layer may have a thickness that is effective to isolate the silicon on insulator, preferably greater than about 10 nm. The layer of silicon on insulator may have a thickness of about 20 nm, or slightly less.

[0049] As will be understood by a person having an ordinary level of skill in the art and the benefit of the present disclosure, the SOI substrate is not a limitation of the present invention. Other substrates are contemplated to replace the SOI substrate. For example, the SOI substrate may be replaced by a Silicon-On-Sapphire substrate, although this may increase the cost of fabrication, or the SOI substrate may be replaced by a plain silicon wafer, although this may

provide inferior electrical isolation of semiconductor devices and poor short-channel characteristics.

[0050] The layer of oxide of silicon 440A, in one embodiment silicon dioxide (SiO_2), may be formed by wet or dry oxidation of the silicon on insulator, as is common in the semiconductor processing arts. The layer may be sufficiently thin to serve as a gate oxide and have a thickness between about 1 nm and about 10 nm.

[0051] The aluminum gate 450A is formed on the oxide 440A. The aluminum gate has a width 451A that is about equal to, or slightly larger than the intended channel length, which in one embodiment is less than about 50 nm and in another embodiment is less than about 20 nm. More than slight increases of the width over the channel length may increase the extent and angle of a subsequent undercut etch, which may complicate fabrication. The gate 450A may be formed by depositing a layer of aluminum on the oxide 440A, depositing a photoresist layer on the deposited aluminum layer, exposing a pattern including the width 451A in the photoresist using conventional high-resolution lithography, removing a portion of the photoresist according to the exposed pattern, wet or dry etching a portion of the deposited layer of aluminum according to the patterned photoresist, and removing the remaining photoresist.

[0052] **Figure 4B** shows a second intermediate substrate 400B containing an oxide of aluminum insulator 460B formed on exposed portions, including the top and sides, of the aluminum gate 450B. The oxide of aluminum layer 460B may have a thickness between about 1 nm and about 20 nm. The thickness may be about equivalent to the thickness of the layer 440B, or slightly larger. Larger thickness may improve performance by reducing capacitance between the gate and the source, however the additional thickness may also increase fabrication complexity by increasing undercut. Forming the oxide of aluminum layer 460B may include oxidizing the aluminum gate 450A in an oxygen plasma etcher that provides a suitable oxidizing atmosphere, or by other methods known in the semiconductor processing arts.

[0053] **Figure 4C** shows a third intermediate substrate 400C containing a gate oxide 440C formed by removing a portion of the layer 440B that is not beneath aluminum gate 450B or aluminum oxide 460B. The removal may include using the oxidized aluminum gate 450B-460B as a mask for the layer 440B and etching portions of the layer 440B that are not subjacent to and concealed by the oxidized aluminum gate 450B-460B. This removal leaves a portion of the silicon on insulator layer 430C that is not subjacent to the gate oxide 440C, aluminum gate 450C, or oxide 460C exposed. Etching may include Reactive Ion Etching (RIE) to encourage etching

preferentially in the direction normal or perpendicular to the surface of the layer 440B. RIE is a dry-etch process wherein the intermediate substrate 400B is placed on a radio frequency powered electrode and provided with a potential that helps ionize and accelerate ion bombardment of etching species extracted from plasma toward the etched surface.

[0054] Figure 4D shows a fourth intermediate substrate 400D containing a silicon channel 430D formed by removing a portion of the silicon on insulator layer 430C that is substantially not subjacent and concealed by the gate oxide 440C. Removal may include etching silicon on insulator that has a standard Si-100 orientation with tetramethylammonium hydroxide (TMAH) to form angled sidewalls that slope inward toward the gate 450D, as shown. Alternatively, comparatively straight sidewalls aligned with the gate oxide 440D may be formed by a self-limiting etch in TMAH if the silicon on insulator has a Si-110 orientation. Such comparatively straight sidewalls may also be formed by RIE.

[0055] Figure 4E shows a fifth intermediate substrate 400E containing an undercut silicon channel 430E formed by removing a portion of the channel 430D that is subjacent and aligned with the gate oxide 440D. The undercut silicon channel 430E contains an undercut region wherein the silicon is removed from the channel 430D at a left and right-hand edge of the gate oxide 440D to allow a subsequent formation of source and drain material vertically under the gate oxide 440E. Removal may be by a non-directional or isotropic wet silicon etch with TMAH wherein etching takes place in substantial uniform amounts along the sidewall. If the crystal axis of the silicon on insulator are not aligned precisely with the lithography, the TMAH etch may not be completely self-limiting and may form an undercut due to the vertical ridges or stair steps of crystal structure. Alternatively, removal may be by an isotropic RIE.

[0056] Figure 4F shows a sixth intermediate substrate 400F containing a seed layer 476F, 472F, and 474F formed respectively on a top surface of the insulated gate and on a left and right-hand side of the insulated gate. The seed layer facilitates subsequent formation of a metal source and drain. The seed layer may be deposited anisotropically so that no significant seed layer material is deposited on the vertical sidewalls of the aluminum oxide 460F, gate oxide 440F, or channel 430F and essentially no metal is deposited on the underside of the undercut overhang of the gate oxide 440F. This is desired to electrically isolate the seed layer portion 476F from the seed layer portion 472F and 474F. In one embodiment, the seed layer contains chromium deposited from a thermal source. Chromium provides desirable electrochemistry and is well suited for formation of ultra-thin films.

[0057] **Figure 4G** shows a seventh intermediate substrate 400G containing a modified seed layer 472G-474G formed by selectively removing the layer portion 476F from the top surface of the insulated gate. Removal of the portion 476F is desirable to allow depositing the source and drain materials superjacent the layer portions 472G and 476G without depositing the source and drain materials atop the oxidized aluminum gate structure. Since the seed layer portion 476F is electrically isolated from the seed layer portions 472F and 476F, the portion 476F may be removed electrochemically by a Cerric Ammonium Nitrate (CAN) chrome etch. For example, the seed layer portions 472F and 474F but not the seed layer portion 476F may be electrically coupled with a copper electrical probe at the edge of the substrate to etch the seed layer portion 476F but not the portions 472F-474F. It should be noted however, that another embodiment is contemplated wherein patterning may be used to form chromium layers 472F and 474F without forming chromium layer 476F. This may avoid a subsequent removal of the chromium layer 476F.

[0058] **Figure 4H** shows an eighth intermediate substrate 400H containing interface layers 482H and 484H formed on the sidewall surfaces of the channel 430H. The interface layers may be a monolayer, slightly more than a monolayer, less than about 0.3 nm, less than about 0.5 nm or less than about 1 nm (depending upon the desired Schottky barrier characteristics). That is, in some cases an amount of passivation material sufficient to terminate all or a sufficient number of dangling bonds of the semiconductor channel to achieve chemical stability of the surface may be used. The interface layers may be grown in accordance with the techniques discussed in the above-cited patent application. Passivation materials that are contemplated include arsenic, hydrogen, fluorine, oxygen, and nitrogen, as discussed above, and the interface layers 482H and 484H may be made up of both a passivation layer and a separation layer.

[0059] **Figure 4I** shows a ninth intermediate substrate 400I containing a source 492I formed superjacent upon the seed material 472H and beneath the left undercut overhang and a drain 494I formed superjacent upon the seed material 474H and beneath the right undercut overhang. The source and drain have a thickness that extends above the gate insulator 440I. Desirably, the thickness may be precisely controlled. Forming may include plating the potentially different source/drain materials on the seed layers 472H and 474H. This may include depositing a photoresist, irradiating the photoresist to expose a channel width pattern, removing a portion of the photoresist to expose the seed layers 472H and 474H, plating the source/drain materials on the seed layers 472H and 474H, and removing the remainder of the photoresist. According to

one embodiment, the source and drain materials are aluminum. Alternatively, the source and drain materials may be another desired and potentially different metal or alloy.

[0060] The transistor shown in **Figure 4I** has a number of advantages. In general, the transistor provides a simple construction. This may allow extending transistor fabrication below 50 nm channel lengths, below 20 nm channel lengths, or even below 10 nm channel lengths. Another advantage is greater control over the Schottky barrier height provided by the interface layers. The barrier height may be controlled by the properties of the interface layer such as passivation material, layer thickness, and layer formation conditions, in addition to difference in workfunctions between the source/drain and the channel. This ability to control the barrier height is further increased by greater flexibility in selecting source/drain materials, since, due to the interface layers, the source/drain materials do not have to readily form silicides with the silicon channel. Yet another advantage is low resistance in the source due to the use of a high conductivity metal rather than doped silicon. Removal of dopants in the junctions in general may be attractive from an Ultra-Large-Scale-Integration (ULSI) manufacturing perspective, since application of such dopants is posing a limit to process controllability.

[0061] The channel – interface layer – source/drain junction(s) of the transistor shown in **Figure 4I** are unique in that the Fermi level of the semiconductor channel is depinned in a region near the junction and the junction has a specific contact resistance of less than approximately $1000 \Omega\text{-}\mu\text{m}^2$. This is true of all transistors configured in accordance with the present invention. Indeed, minimum specific contact resistances of less than or equal to approximately $10 \Omega\text{-}\mu\text{m}^2$ or even less than or equal to approximately $1 \Omega\text{-}\mu\text{m}^2$ may be achieved for such junctions in accordance with the present invention. To achieve such low contact resistances, a source/drain metal that has a work function near the conduction band of the semiconductor for n-type semiconductors, or a work function that is near the valence band for p-type semiconductors, is selected. The depinning role played by the interface layer in tuning, adjusting, or controlling the height of the barrier between the source/drain and the semiconductor channel involves both a reduction in surface states of the channel, by bonding to the semiconductor material to consume dangling bonds, a reduction in the formation of MIGS in the semiconductor channel, by providing a thickness and bandgap that prevent the electron wave function (of the source/drain metal) from penetrating into the semiconductor channel. The electron wave function may instead penetrate into the interface layer and form MIGS within the interface layer at an energy related to the states of the interface layer material. As desired, the density of the MIGS and the depth of MIGS penetration into the interface layer may be reduced by choosing an interface layer material

or materials having a larger bandgap or higher effective mass than the semiconductor of the channel. The interface layer is operable to pass current to/from the semiconductor channel during device operation.

[0062] In some embodiments, it may be desirable to use an interface layer having a thickness of a monolayer, or, for example between about 0.1 nm and about 0.3 nm, and also having a wide bandgap (as compared to that of the semiconductor of the channel) so that the interface layer both depins the Fermi level (so that the barrier height depends predominantly on bulk properties of the junction materials) and allows sufficient current transfer across it. In some cases the interface layer may include only an amount of passivation material sufficient to terminate all or a sufficient number of dangling bonds of the semiconductor channel to achieve chemical stability of the surface. Advantageously, such interface layers may be sufficiently thin to provide low impedance to current flow (due to the exponential dependence of direct tunneling on barrier thickness), which is desirable for many semiconductor devices, while also providing sufficient semiconductor surface passivation to allow an adjustable barrier height. That is, the interface layer may allow passivation of surface states and reduction (or elimination) of MIGS in the semiconductor to allow for an adjustable barrier height with a substantially thin layer that allows sufficient current to be transferred across the interface layer.

[0063] As explained in the above-cited patent application, there are several methods by which the barrier height can be made adjustable. For example, adjustment may be made by tuning the degree of Fermi level pinning. In other words, some embodiments may allow for a sufficiently thin interface layer so that not all of the effects of MIGS in the semiconductor channel are eliminated. Further, the pinning may be varied by combinations of thickness of the interface layer and the choice of interface material. The metal in contact with the interface layer may be pinned by MIGS at different levels in different materials. Conversely, or in addition, the semiconductor channel passivation may be left incomplete to allow for an effective level of unpassivated states. Complete depinning of the Fermi level (that is removal of all surface states in the semiconductor channel including MIGS) is another option, in which case one could tune the barrier height simply by choosing a pure metal or an alloy that possesses the desired workfunction.

[0064] In summary then, one embodiment for fabricating a transistor on a semiconductor substrate includes: (1) forming a semiconductor oxide dielectric layer on a semiconductor substrate by oxidizing the semiconductor substrate; (2) forming a metal gate on the semiconductor oxide layer by depositing a layer of metal on the semiconductor oxide and

removing a portion of the deposited layer of metal based on a lithographic exposure; (3) forming a metal oxide dielectric layer on exposed portions of the metal gate by oxidizing the metal gate; (4) forming a gate oxide dielectric by removing a portion of the semiconductor oxide layer that is protected by the metal oxide formed on the metal gate; (5) forming a semiconductor channel structure by removing a portion of the semiconductor substrate that is not protected by the metal oxide formed on the metal gate; (6) forming an undercut semiconductor channel containing a source undercut region for a source tip and a drain undercut region for a drain tip by removing a source tip portion of the semiconductor channel structure that is subjacent to a left-hand end of the gate oxide and extends underneath the gate oxide toward the channel top interior and removing a drain tip portion of the semiconductor channel structure that is subjacent to a right-hand end of the gate oxide and extends underneath the gate oxide toward the channel top interior; (7) forming a source seed layer on a left-hand side of the undercut semiconductor channel and forming a drain seed layer on a right-hand side of the undercut semiconductor channel by anisotropically depositing seed layer material so that seed layer material is not deposited on exposed sidewall surfaces of the undercut semiconductor channel and removing a portion of deposited seed layer material that is above the undercut semiconductor channel; (8) forming an interface layer on the exposed sidewall surfaces of the undercut semiconductor channel by covalently bonding at least a monolayer (or less) of passivation material to semiconductor atoms of the exposed sidewall surfaces of the undercut semiconductor channel; and (9) forming a source on a first side of the channel including on the passivation layer and within a first undercut corresponding to the removal of the first portion of the semiconductor channel structure and forming a drain on a second side of the channel including on the interface layer and within a second undercut corresponding to the removal of the second portion of the semiconductor channel structure.

IV. Alternative Arrangements

[0065] The transistor illustrated in Figure 4I is but one example of the types of FETs that can benefit from the present invention. Other FETs known in the art may also realize such benefits by incorporating the present interface layers into source/drain – channel junctions. For example, so-called FinFETs may incorporate such interface layers. A FinFET is an example of a thin-body SOI device and is the name given to a class of FETs developed by researchers at the University of California, Berkely. Conventional FinFETs are described in detail in Yang-Kyu Choi et al., “Nanoscale CMOS Spacer FinFET for the Terabit Era”, IEEE Electron Device

Letters, vol. 25, no. 1 (Jan. 2002), incorporated herein by reference, and an example of such a device 500 is illustrated in **Figure 5A**. As shown, the channel of a finFET is formed by spacer-defined semiconductor fins.

[0066] **Figure 5B** shows a Fin-FET 520 modified to incorporate interface layers 522 in accordance with an embodiment of the present invention. In this embodiment, the semiconductor source and/or drain are replaced with a metal source and/or drain. The semiconductor fins (i.e., the channel) contact these source/drain regions through an interface layer.

[0067] Another transistor where the present invention may find application is the so-called vertical MOSFET, e.g., as described in E. Josse et al., "High performance 40 nm vertical MOSFET within a conventional CMOS process flow", 2001 Symposium on VLSI Technology Digest of Technical Papers. Paper No. 5B-2, pages 55 – 56 (2001), incorporated herein by reference. Vertical MOSFETs are characterized by a pillar-like channel sandwiched between a double gate. The source and drain are located at the ends of the channel pillar. An example of such a structure 600 is shown in **Figure 6A**.

[0068] **Figure 6B** shows a vertical MOSFET 620 modified to incorporate interface layers in accordance with an embodiment of the present invention. This transistor is similar to the MOSFET illustrated in Figure 6A but the upper Si n-region (the drain in this example) has been replaced with a metal drain and contact to the channel is through an interface layer 622. Thus, such devices may be asymmetric, having a passivated Si/metal tunnel junction at the top contact, and a Si p-n junction at the bottom of the device on the substrate side. Complementary devices may be fabricated on the same substrate by first implanting p and n regions for the bottom contacts, and then employing two different metals, each with work functions chosen to yield p-type or n-type devices, as the top contacts to the channel.

[0069] **Figure 7A** illustrates yet another type of transistor 700, the MESFET. A MESFET (Metal Semiconductor FET) replaces the gate/insulator/semiconductor stack adjacent to the channel with a metal/semiconductor contact, intentionally forming a Schottky barrier. The conductance of the channel is modulated when an applied gate voltage results in a change in the depletion width of the Schottky barrier into the channel. The channel as shown may be a thin Si layer, as in an SOI substrate.

[0070] For optimizing the utility of a particular MESFET application, it may be desirable to either raise or lower the Schottky barrier. This may be achieved as shown in **Figure 7B** by implementation of the present invention in a transistor 720 wherein a particular interface

dielectric and contact metal may be appropriately chosen. The interface dielectric forms an interface layer 722 between the gate and the channel. In other embodiments, the gate may be poly Si instead of a metal.

V. Use of Transistor In Electrical Systems

[0071] Transistors such as those described herein may be used in chips, integrated circuits, monolithic devices, semiconductor devices, microelectronic devices, and the like within a number of electrical systems. Electrical systems that are contemplated include computer systems (e.g., portable, laptop, desktop, server, mainframe, etc.), hard copy equipment (e.g., printer, plotter, fax machine, etc.), and other electrical systems. For example, in one embodiment a computer system may comprise a microprocessor having such a transistor to help execute instructions. The computer system may contain other conventional components including but not limited to a bus or other communication means to communicate information, a memory to store information (e.g., a dynamic memory such as RAM or a static memory such as ROM), a display device, a data input device, and a communication device such as a modem, as will be appreciated by a person having an ordinary level of skill in the art and the benefit of the present disclosure. Any or all of these devices may include transistors configured in accordance with the present invention.

[0072] Thus, a transistor having passivated junctions from the source to the channel and/or from the channel to the drain, and a method for forming such a transistor have been described. Although described with reference to specific embodiments it should be remembered that various modifications and changes may be made to the techniques described herein without departing from the broader spirit and scope of the invention. For example, metals other than aluminum may be used in transistors configured in accordance with the present invention. Low work function metals that may be so used include Er, Eu, Ba, Cs, Ca, Ce, Rb, Sm, Y, and Yb. All have workfunctions less than 3 eV. High work function metals (for aligning to valence bands) which may be used include Pt, Ir, Pd, Re, Ni, Co, and Au. The specification and drawings are accordingly to be regarded in an illustrative rather than a restrictive sense and the invention measured only in terms of the claims, which follow.

CLAIMS

What is claimed is:

1. A transistor, comprising a semiconductor channel disposed (i) nearby a gate configured to control conductance within the channel and (ii) in an electrical path between a source and a drain, at least one of which is made of a metal, wherein the channel and whichever of the source and/or the drain is/are made of the metal is/are separated by an interface layer so as to form a channel – interface layer – source/drain junction in which a Fermi level of the semiconductor channel is depinned in a region near the junction and the junction has a specific contact resistance of less than approximately $1000\ \Omega\text{-}\mu\text{m}^2$.
2. The transistor of claim 1 wherein the semiconductor channel is made of one of Si, Ge, SiGe, SiGeC, or SiC.
3. The transistor of claim 1 wherein the metal comprises one of a pure metal, an alloy, or a refractory metal.
4. The transistor of claim 1 wherein the metal comprises aluminum.
5. The transistor of claim 1 wherein the specific contact resistance is less than or equal to approximately $100\ \Omega\text{-}\mu\text{m}^2$.
6. The transistor of claim 1 wherein the specific contact resistance is less than or equal to approximately $50\ \Omega\text{-}\mu\text{m}^2$.
7. The transistor of claim 1 wherein the specific contact resistance is less than or equal to approximately $10\ \Omega\text{-}\mu\text{m}^2$.
8. The transistor of claim 1 wherein the specific contact resistance is less than or equal to approximately $1\ \Omega\text{-}\mu\text{m}^2$.
9. The transistor of claim 1 wherein the interface layer includes a passivating material.

10. The transistor of claim 9 wherein the passivating material comprises one or more of a nitride of the semiconductor of the channel, a fluoride of the semiconductor of the channel, an oxide of the semiconductor of the channel, an oxynitride of the semiconductor of the channel, a hydride of the semiconductor of the channel and/or an arsenide of the semiconductor of the channel.

11. The transistor of claim 10 wherein the interface layer consists essentially of an amount of passivating material sufficient to terminate enough dangling bonds of a surface of the semiconductor channel so as to achieve chemical stability of the surface.

12. The transistor of claim 10 wherein the interface layer consists essentially of a monolayer configured to depin the Fermi level of the semiconductor of the channel.

13. The transistor of claim 12 wherein the interface layer has a thickness sufficient to reduce effects of metal-induced gap states in the semiconductor channel.

14. The transistor of claim 9 wherein the interface layer further includes a separation layer.

15. The transistor of claim 14 wherein the separation layer has a thickness sufficient to reduce effects of metal-induced gap states in the semiconductor channel.

16. The transistor of claim 1 wherein the semiconductor channel is separated from the gate by a dielectric.

17. A method, comprising:

forming, on one or more surfaces of a semiconductor channel of a transistor, an interface layer; and

forming, on one or more surfaces of the interface layer opposite the semiconductor channel, a source or drain terminal for the transistor so as to create a channel – interface layer – source/drain junction in which a Fermi level of the semiconductor channel is depinned in a region near the junction and the junction has a specific contact resistance of less than approximately $1000 \Omega\text{-}\mu\text{m}^2$.

18. The method of claim 17 wherein the semiconductor channel is formed by removing a portion of a semiconductor substrate that is not protected by a mask created at least in part by a gate structure formed above the semiconductor channel.

19. The method of claim 17 wherein the specific contact resistance is less than or equal to approximately $100 \Omega - \mu m^2$.

20. The method of claim 17 wherein the specific contact resistance is less than or equal to approximately $50 \Omega - \mu m^2$.

21. The method of claim 17 wherein the specific contact resistance is less than or equal to approximately $10 \Omega - \mu m^2$.

22. The method of claim 17 wherein the specific contact resistance is less than or equal to approximately $1 \Omega - \mu m^2$.

23. The method of claim 17 wherein the semiconductor channel is made of one of Si, Ge, SiGe, SiGeC, or SiC.

24. The method of claim 23 wherein the gate is formed on a oxide layer disposed over the semiconductor channel.

25. The method of claim 24 wherein the oxide layer comprises a dielectric layer sufficiently thick enough to provide only capacitive coupling between the gate and the semiconductor channel.

26. The method of claim 24 wherein the oxide layer is formed over the semiconductor substrate by oxidizing the substrate.

27. The method of claim 26 wherein the gate is formed on the oxide layer by depositing a layer of metal on the oxide layer and removing a portion of the deposited layer of metal based on a lithographic exposure.

28. The method of claim 25 wherein the source or drain terminal is formed from a seed layer created by anisotropically depositing seed layer material on the semiconductor substrate.

29. The method of claim 27 wherein the interface layer is formed by covalently bonding at least a monolayer of a passivation material to the semiconductor channel.

30. The method of claim 29 wherein the passivation material comprises one or more of a nitride of the semiconductor channel, a fluoride of the semiconductor channel, an oxide of the semiconductor channel, an oxynitride of the semiconductor channel, a hydride of the semiconductor channel and/or an arsenide of the semiconductor channel.

31. The method of claim 29 wherein the interface layer includes a separation layer comprising a material different than the passivation material.

32. The method of claim 31 wherein the material that makes up the separation layer comprises an oxide of the semiconductor channel.

33. The method of claim 17 wherein the interface layer comprises an amount of a passivation material sufficient to terminate all or a sufficient number of dangling bonds of the one or more surfaces of the semiconductor channel to achieve chemical stability of the one or more surfaces.

34. An electrical system comprising a circuit coupled to a transistor having a semiconductor channel disposed nearby a gate and in an electrical path between a source and a drain, at least one of which is made of a metal, wherein the channel and whichever of the source and/or the drain is/are made of the metal is/are separated by an interface layer so as to form a channel – interface layer – source/drain junction in which a Fermi level of the semiconductor channel is depinned in a region near the junction and the junction has a specific contact resistance of less than approximately $1000 \Omega \cdot \mu\text{m}^2$.

35. The electrical system of claim 34 wherein the semiconductor channel is separated from the gate by a dielectric.

36. The electrical system of claim 35 wherein the specific contact resistance is less than or equal to approximately $100 \Omega \cdot \mu\text{m}^2$.

37. The electrical system of claim 35 wherein the specific contact resistance is less than or equal to approximately $50 \Omega\text{-}\mu\text{m}^2$.
38. The electrical system of claim 35 wherein the specific contact resistance is less than or equal to approximately $10 \Omega\text{-}\mu\text{m}^2$.
39. The electrical system of claim 35 wherein the specific contact resistance is less than or equal to approximately $1 \Omega\text{-}\mu\text{m}^2$.
40. The electrical system of claim 35 wherein the semiconductor channel is made of one of Si, Ge, SiGe, SiGeC, or SiC.
41. The electrical system of claim 35 wherein the interface layer includes a passivating material.
42. The electrical system of claim 41 wherein the interface layer includes a separation layer comprising a material different than the passivation material.
43. The electrical system of claim 41 wherein the interface layer has a thickness sufficient to reduce effects of metal-induced gap states in the semiconductor channel.
44. The electrical system of claim 41 wherein the interface layer comprises an amount of passivating material sufficient to terminate all or a sufficient number of dangling bonds of the semiconductor channel to achieve chemical stability of a surface of the semiconductor channel in the region near the junction.
45. The electrical system of claim 44 wherein amount of passivating material comprises a monolayer.




Fig. 1
(Prior Art)




Fig. 2




Fig. 3




Fig. 4A




Fig. 4B




Fig. 4C




Fig. 4D




Fig. 4E




Fig. 4F




Fig. 4G




Fig. 4H




Fig. 4I




Fig. 5A




Fig. 5B




Fig. 6A 600




Fig. 6B 620




Fig. 7A




Fig. 7B




Fig. 8

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 03/25057

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L29/78 H01L21/336 H01L29/49 H01L29/45 H01L29/51

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, COMPENDEX, INSPEC, IBM-TDB

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 3 983 264 A (PADOVANI FRANCOIS A ET AL) 28 September 1976 (1976-09-28) column 2, line 49 -column 6, line 29; figure 2 ---	1-45
X	US 5 021 365 A (WARREN ALAN C ET AL) 4 June 1991 (1991-06-04) column 5, line 64 -column 6, line 49; figures 2,4,9 ---	1-45
X	EP 0 295 490 A (IBM) 21 December 1988 (1988-12-21) column 5, line 19 -column 6, line 24; figures 2-5 --- -/--	1-45

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

° Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *Z* document member of the same patent family

Date of the actual completion of the international search

25 November 2003

Date of mailing of the international search report

18/12/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Berthold, K

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 03/25057

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	EP 0 789 388 A (AGENCY IND SCIENCE TECHN) 13 August 1997 (1997-08-13) page 8, line 37 -page 11, line 40; figures 6,7 ----	1-45
Y	SZE S M: "METAL-SEMICONDUCTOR CONTACTS" PHYSICS OF SEMICONDUCTOR DEVICES, NEW YORK, JOHN WILEY & SONS, US, 1981, pages 245-311, XP002068071 ISBN: 0-471-05661-8 page 304 -page 306; figures 43,44 ----	1-45
A	TERAJI T ET AL: "OHMIC CONTACTS TO N.TYPE 6H.SIC WITHOUT POST-ANNEALING" MATERIALS RESEARCH SOCIETY SYMPOSIUM PROCEEDINGS, MATERIALS RESEARCH SOCIETY, PITTSBURG, PA, US, 8 April 1996 (1996-04-08), pages 149-154, XP002068069 ISSN: 0272-9172 page 150 -page 153 ----	1-45
A	BANNIKOV V S ET AL: "FIELD-EFFECT TRANSISTOR WITH METAL-(TUNNELING-INSULATOR)- SEMICONDUCTOR CONTACTS AND A GATE INSULATOR MADE OF A LANGMUIR-BLODGETT FILM" SOVIET TECHNICAL PHYSICS LETTERS, AMERICAN INSTITUTE OF PHYSICS. NEW YORK, US, vol. 15, no. 3, 1 March 1989 (1989-03-01), pages 211-212, XP000102701 the whole document ----	1,17,34
A	US 5 801 398 A (HEBIGUCHI HIROYUKI) 1 September 1998 (1998-09-01) cited in the application page 11, line 18 -page 11, line 40; figures 7-14 ----	18
A	PORTER L M ET AL: "A critical review of ohmic and rectifying contacts for silicon carbide" MATERIALS SCIENCE AND ENGINEERING B, ELSEVIER SEQUOIA, LAUSANNE, CH, vol. 34, no. 2, 1 November 1995 (1995-11-01), pages 83-105, XP004000935 ISSN: 0921-5107 page 88, left-hand column, paragraph 2 ----- -/--	1-45

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 03/25057

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	HARA S ET AL: "PINNING-CONTROLLED METAL/SEMICONDUCTOR INTERFACES" PROCEEDINGS OF THE SPIE, SPIE, BELLINGHAM, VA, US, vol. 2779, 3 June 1996 (1996-06-03), pages 802-806, XP002068070 ISSN: 0277-786X page 803	1-45
A	US 2002/061646 A1 (NARAYANAN VENKATASUBRAMAN ET AL) 23 May 2002 (2002-05-23) paragraph '0002! - paragraph '0004!	1-45

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 03/25057

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 3983264	A	28-09-1976	NONE	
US 5021365	A	04-06-1991	US 4843450 A EP 0249768 A2 JP 62299077 A	27-06-1989 23-12-1987 26-12-1987
EP 0295490	A	21-12-1988	US 4811077 A DE 3880019 D1 DE 3880019 T2 EP 0295490 A1 JP 1008613 A JP 1977501 C JP 7009914 B	07-03-1989 13-05-1993 28-10-1993 21-12-1988 12-01-1989 17-10-1995 01-02-1995
EP 0789388	A	13-08-1997	JP 2995284 B2 JP 9129901 A EP 0789388 A2	27-12-1999 16-05-1997 13-08-1997
US 5801398	A	01-09-1998	JP 2938351 B2 JP 8116060 A	23-08-1999 07-05-1996
US 2002061646	A1	23-05-2002	WO 02089178 A2 US 2002192949 A1	07-11-2002 19-12-2002