



(11) **EP 3 734 311 A1**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
04.11.2020 Bulletin 2020/45

(51) Int Cl.:
G01R 31/54 (2020.01) G01R 31/66 (2020.01)

(21) Application number: **20170910.2**

(22) Date of filing: **22.04.2020**

(84) Designated Contracting States:
**AL AT BE BG CH CY CZ DE DK EE ES FI FR GB
GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO
PL PT RO RS SE SI SK SM TR**
Designated Extension States:
BA ME
Designated Validation States:
KH MA MD TN

(30) Priority: **22.04.2019 US 201962836931 P**
14.04.2020 US 202016847903

(71) Applicant: **Panduit Corp.**
Tinley Park, Illinois 60487 (US)

(72) Inventors:
• **Balid, Walid**
Orland Park, Illinois 60467 (US)
• **Bolouri-Saransar, Masud**
Orland Park, Illinois 60462 (US)

(74) Representative: **Roberts, Gwilym Vaughan et al**
Kilburn & Strode LLP
Lacon London
84 Theobalds Road
London WC1X 8NL (GB)

(54) **CONTINUITY TESTER**

(57) A system and method for detecting the connectivity of an absence of voltage detector to the source of power to be detected has a first terminal wire connected to a first terminal and a second terminal wire also con-

nected to the first terminal. An RF signal is placed on the first terminal and then its presence is detected on the second signal wire. This method and system can also be placed on each phase of a three phase system.

EP 3 734 311 A1

Description

Cross Reference to Related Application

- 5 [0001] This application claims priority to U.S. Provisional Application Serial No. 62/836,931, filed April 22, 2019, the subject matter of which is hereby incorporated by reference in its entirety.

Background

- 10 [0002] The present invention describes a novel system and method of providing a reliable indication and verification of the presence and absence of voltage in electrical equipment using a permanently installed voltage tester that will indicate whether the equipment is in an electrically safe state without direct access to the equipment. Accomplishing reliable verification of the absence of voltage before accessing electrical equipment greatly enhances safety in several ways. It prevents the person interacting with the equipment from inadvertently contacting an unintended part of the circuit or shorting conductors if the equipment is in fact energized. It also increases the distance between the person and the potentially energized conductive parts as well as possibly containing any resulting effects should an arc flash occur.

Summary

- 20 [0003] A system and method for detecting the connectivity of an absence of voltage detector to the source of power to be detected has a first terminal wire connected to a first terminal and a second terminal wire also connected to the first terminal. An RF signal is placed on the first terminal and then its presence is detected on the second signal wire. This method and system can also be placed on each phase of a three phase system.

25 Brief Description of the Figures

[0004]

- Fig. 1 shows an overall block system diagram of an absence of voltage detector.
 30 Figs. 2a and 2b is a flow chart showing the steps used by the absence of voltage detector of Fig. 1 in determining the presence or absence of voltage.
 Fig. 3 illustrates the system architecture of the absence of voltage detector of Fig. 1.
 Fig. 4 shows the power supply block diagram of the absence of voltage detector of Fig. 1.
 Fig. 5 shows a block diagram of the power management and system unit of the absence of voltage detector of Fig. 1.
 35 Fig. 6 shows a block diagram of the presence of voltage unit of the absence of voltage detector of Fig. 1.
 Fig. 7 shows the pulse wave modulated signals generated by the presence of voltage unit controller.
 Fig. 8 shows the networking interface block diagram of the absence of voltage detector of Fig. 1.
 Fig. 9 is a schematic for the common mode absence of voltage detector unit.
 Fig. 10 is a schematic for the differential mode absence of voltage detector unit.
 40 Fig. 11 is a flow chart of the "test-the tester" procedure.
 Fig. 12 shows the "test-the-tester" unit connected to the common mode absence of voltage detector unit.
 Fig. 13 shows the "test-the-tester" unit connected to the differential mode "test-the-tester" unit.
 Fig. 14 shows the pre-defined test order of the self-diagnostic procedure and the expected validation response by the absence of voltage detector unit..
 45 Fig. 15 is a block diagram showing the redundant channels of the absence of voltage detector of Fig. 1
 Fig. 16 shows the connectivity system architecture of the absence of voltage detector of Fig. 1.
 Fig. 17 shows the test sequencer of the connectivity system architecture of Fig. 16.
 Fig. 18 is a chart showing the expected test sequence and outcome of the connectivity system testing.
 Fig. 19 is a block diagram of the system diagnostic controller.
 50 Fig. 20 is a block diagram of the signal evaluation decision circuit.

Detailed Description of the Invention

- 55 [0005] Fig. 1 illustrates the overall system block diagram. The system has an absence of voltage detector, a presence of voltage detector, a voltage indicator module, and a networking module 400. The system implements voltage presence detection techniques that measure the power lines voltage and leverages existing voltage indicator technology to indicate the presence of voltage in a single- or multi-phase power line AC/DC systems. If the power line voltage is approximately 40V, the system will indicate the presence of voltage via an indicator module that is mounted on the safe and isolated

side of the equipment/panel. Typically, one or more Red LEDs are illuminated depending on the number of power lines (Single Phase or Multi-Phase) and the application (AC/DC). The indicator module serves as a warning that hazardous voltage is present. If no hazardous voltage presence detected and the indicator is not illuminated, the absence of voltage verification process can be initiated by a button in the indicator module to determine and prove that voltage is absent.

[0006] The absence of voltage detection circuit requires a secondary power source (battery) that is totally independent from the primary power source used in the presence of voltage monitoring circuit. It also requires performing a very critical procedure to prevent catastrophic false indication of the absence of voltage by verifying that the connectivity between installed voltage detection device and monitored equipment, and that the absence of voltage indication based on A.V. on the primary side and not because of an installation failure. The absence of voltage is verified afterwards through a detection scheme that employs direct measurements of primary voltage and the voltage level is below a pre-defined de-energization level (i.e., $\pm 3V$). Figs. 2a and 2b depicts the detailed Absence of Voltage Verification Procedure.

[0007] The procedure also employs a series of self-diagnostics to verify that the voltage detection device is fully functional and indeed working as expected, and it doesn't have an internal failure that can trigger a false outcome under any of the testing conditions. To increase confidence in the absence of voltage detection outcome used to verify a safe state, redundant circuitry was employed for both the absence of voltage detector and tester self-diagnostic circuits. If the criteria for each step in both redundant *Channels* in the process are satisfied, it can then be concluded that the absence of voltage has been verified and the equipment being monitored in in a safe state.

[0008] Fig. 3 illustrates the system architecture of the presence and absence of voltage detector. The system is mainly composed of the following sub-systems and modules:

- A. Ultra-wide Input Range Isolated Power Supply
- B. System Power Management and Distribution
- C. Presence of Voltage Detector
- D. Networking Interface
- E. Absence of Voltage Detector I
- F. System Self-diagnostic Circuit I
- G. Absence of Voltage Detector II
- H. System Self-diagnostic Circuit II
- I. Connectivity Detector
- J. System Diagnostic Controller
- K. Signal Evaluation and Decision Circuit
- L. Indicator Module

[0009] The following sections provide detailed description for each of the above sub-systems.

Ultra-wide Input Range Isolated Power Supply

[0010] Figure 4 illustrates the isolated power supply (IPS) block diagram. The IPS 500 is utilized to power up the voltage presence indication circuit from power lines in both AC and DC power systems. The supported voltage range is 0~1KV AC/DC. The IPS implements a limiting impedance resistor network and transient protection 510 that limit the input power to 15W at 110% of the maximum input voltage under single fault condition (e.g., the input is shorted) to meet the functional safety requirements defined in UL 1436. The resistor networks are composed of a chain of 8 Metal Film High Power Resistors that have 500V/2W rating. Equation 1 and 2 define the total impedance and power dissipation under single fault condition and 110% of the maximum input voltage.

[0011] Figure 4 Voltage Presence Circuit Power Supply Block Diagram

$$R_{total} = \frac{V^2}{P} = \frac{1100^2}{15} = 80.666K\Omega \quad \text{Eq. 1}$$

$$P_R = \frac{V_R^2}{R} \approx \frac{\left(\frac{1100}{8}\right)^2}{10 \times 10^3} = 1.89W \quad \text{Eq. 2}$$

[0012] A transient protection was implemented into the IPS to allow protection from lightning, inductive load switching, electrostatic discharge (ESD) and electrical fast transient (EFT). A voltage rectifier was implemented to support both AC and DC power systems and provide reverse-polarity protection in case of DC power system. Since the input voltage

is ultra-wide (i.e., 0 to 1000V), a low-loss voltage reduction circuit with over-voltage protection was implemented to limit the voltage at the output of this stage to 58V when the power lines voltage exceeds this limit. The voltage reduction circuit is mainly composed of two high voltage power MOSFET transistors, two transient voltage suppressors (TVS), and a high voltage resistors string. Another layer of protection was integrated to prevent the voltage from exceeding 60V at the output of this stage in case of components failure. Electromagnetic interference (EMI) Pi Balanced Filter was employed to minimize the effect of differential mode EMI switching noise induced by the frequency harmonics generated by the DC-DC synchronous buck converter in the following stage. The Buck Converter features ultra-low IQ and pulse frequency modulation (PFM) scheme that allow the power circuit to operate at very low input voltage (typically, 50V) when the energy at the converter input is very limited due to the 82K Ω limiting impedance network and other limiting circuitries in front of the DC-DC buck converter. The PFM mode allows optimal light-load efficiency. An Under-voltage-Lockout (UVLO) was set to activate and deactivate the DC-DC internal switching circuit at 11V and 9V, respectively. This allows the output capacitors to charge up and turn the voltage indication LEDs under a low input voltage condition that is as low as 30V. The voltage at the DC-DC converter output is regulated at 3.8V and used to power up the frequency synthesizer that generates the oscillation frequency for the isolation barrier of the IPS. The frequency synthesizer is a dual-output, symmetrical cross-coupled sine-wave oscillator with a controlled output impedance. The synthesizer generates up to 1MHz differential sinusoidal waveforms that are 180° phase shifted to the isolation barrier that is composed of X1Y1 capacitors, rated at 760VAC/1500VDC, which form differential capacitive coupling with 8KV enforced isolation between primary and secondary circuits. The differential output voltage at the capacitors output rectified using ultra-low forward voltage diodes that form a full bridge. The diodes bridge output is managed by the system power management and distribution unit (see block B on Fig. 3).

System Power Management and Distribution

[0013] The system power management and distribution unit (PMDU) converts, isolates, and regulates various supply voltages used in each sub-system. It also controls the priority between IPS and isolated Auxiliary Power Supply (AUX) used to supply the Presence of Voltage detector (PVD) circuits, as well as the priority between the Secondary Power Supply (BAT) and the isolated AUX used to supply the Absence of Voltage detector (AVD) circuits. Fig. 5 depicts the PMDU block diagram:

[0014] The AUX is a kind of backup power and can be supplied to the system throughout the networking interface. The system was designed to communicate with external modules over isolated RS-485 interface with power integrated over the same twisted pair-Power-over-RS485. The interface also supports external 12-24V DC power adapter connected to the same RS485 interface connector. The RS485 interface employs differential capacitive coupling to isolate power and pass data in addition to differential LC filter to pass power and isolate data. The power afterword is rectified to protect the system from inverse-polarity on the RS485 bus before it gets forwarded into DC-DC buck converter that convert the voltage distributed over the RS485 bus, typically 12V or 24V DC, to 5V DC output. The AUX voltage isolation circuit employs 160KHz low-noise, Push-Pull transformer driver in addition to isolation transformer that has 5KVrms reinforced isolation. The output of the transformer is 5V isolated AUX.

[0015] The 5V isolated AUX is distributed into two independent automatic switchover power multiplexers. The first power MUX switchover between the IPS and Isolated AUX with priority to AUX over IPS. The output of the switch goes into DC-DC buck converter to generate $\pm 1V6$ that power up the PVD circuits. The second power MUX switchover between the BAT and Isolated AUX with priority to BAT over AUX. The output of the switch goes into DC-DC buck-boost converter to generate $\pm 3V3$ that power up the AVD circuits.

Presence of Voltage Detector

[0016] The PVD circuit block diagram is depicted in Fig. 6. It implements resistive isolation (high-impedance) technique between primary line voltage and voltage detection circuitry. A chain of six resistors, 750K Ω each, were used to reduce the physical size of a single resistor, distribute power consumption, and cover single fault condition such that one resistor failed short. The resistors chain forms a voltage divider that uses Ohm's Law and has a ratio set to 1000:1.5 with 1% tolerance such that the maximum sensed voltage at the voltage divider output is non-hazardous and within the operating range of the sensing circuit components. The dynamic range is defined by the following boundaries:

- For maximum line voltage of 1000V, the voltage divider output is at 1.5V
- For minimum line voltage of 1V, the voltage divider output is at 1.5mV

[0017] An ultra-low capacitance, low clamping voltage ESD protection diodes were also integrated at the voltage divider output to provide another layer of protection from ESD (IEC 61000-4-2), EFT (IEC 61000-4-4), and surges (IEC 61000-4-5). The protected outputs connect to a Nano-power, rail-to-rail input and output op-amp that is used as signal

conditioner/isolator between the voltage divider mega-ohm impedance and the Analog to Digital Converter (ADC) input impedance. A low-pass filter was employed after the op-amp and connect to the 12-bit ADC input on the PVD ultra-low power controller. The 12-bit ADC provides $244\mu\text{V}$ resolution, which is enough for 163mV measurement accuracy on the input voltage from primary side.

[0018] In general, only one indicator module is used for each voltage detector. The system also supports a secondary indicator module, which adds three more phase indication LEDs to be illuminated from the IPS. The PVD phase indicators (LI, L2, and L3) typically start illuminating in the presence of a voltage that is considered non-hazardous (typically 30~50V). At this low voltage, the available energy at ISP side is very limited (in the rate of microamp) due to the limiting impedance at the primary side. Illuminating all six LEDs requires 4.5mW when the available energy at 40V is less than 4mW only. The 4mW energy supplies all the PVD circuitry in addition to the phase indication LEDs.

[0019] In order to conserve some energy, the ultra-low-power controller first measures the voltage on all three phases. If the voltage exceeds a pre-defined threshold, the controller alternates activation cycle of the LEDs-only the ones with line voltage exceeded the threshold-such that only one LED is active at a time. This was achieved by generating 1KHz pulse modulated signals (PWM) with 16% duty-cycle as illustrated in Fig. 7. This allowed to conserve more than 50% of the energy when turning all six LEDs.

Networking Interface

[0020] Several industrial applications require the distribution of both data and power between master and remote units. As the distance between units increases, the cost of cabling tends to become prohibited. By combining power and data communication onto a common single pair of wires the cabling numbers, size, and weight can be significantly reduced provide significant system cost savings. This also can help when new devices are placed in locations with limited power access.

[0021] The networking interface block diagram is illustrated in Fig. 8. The design uses a biastee structure to combine power and data. DC power is injected into the twisted pair cable by a master unit throughout a power injector with a proper filtering. A power extractor on the networking interface-composed of two power inductors, filtering, and bridge rectifier-extracts the power from the bus and block the data from passing into the internal supply. The DC power return path run through the same differential twisted pair. If L1 and L2 provide sufficiently high impedance, they appear as an open circuit to the high frequency signals, and do not affect signal fidelity. Because the DC power and return path can runs through the two wires of the differential pair, any switching noise from the power supply may appear differentially and superimposed onto the high-speed differential signals. For this reason, it's crucial to design the power supply to have ultra-low noise and use noise reduction circuits to minimize the noise to prevent any performance degradation due to the potential for signal-to-noise erosion. It's also critical for the inductors to have high self-resonance frequency (10 times the data-rate) and high saturation current.

[0022] The capacitive coupling stage is composed of series capacitance that forms a single-pole, high-pass filter, which is set such that the lowest signal frequency is higher than the filter cut-off frequency. The capacitors allow data to pass through while blocking the DC potentials on the bus to protect the transceiver. The inductors were selected according to a pre-defined high-frequency signal such that when transferring data, the inductors will act as a very high impedance towards the data signal on the bus. Manchester encoding was implemented to eliminate the DC portions of a data signal by equalizing the number of zeros and ones within each byte of data on the bus.

[0023] The coupled data connects directly to high-speed RS-485 Transceiver, which is supplied directly from the extracted and regulated power on the bus. The transceiver interfaces with the PVD controller throughout a triple-channel digital isolator that provides 5KVrms reinforced isolation and EMC protection. The AVD controller connects with PVD over one-way communication interface such that only AVD can send data to PVD for functional safety reason. The data could include the internal voltage, temperature, self-diagnostic outcome, connectivity failure code, etc. The PVD communicates throughout the networking interface to receive data commands or send the AVD data as well as information about the line voltages, frequency, phase shift and phase balance. Because the AVD and PVD controller circuits use different voltage levels, a voltage conditioning circuit was implemented to translate the signal voltage level from 3.3V to $\pm 1.6\text{V}$.

Absence of Voltage Detector I

[0024] Conveying absence of voltage status that is directly related to functional safety applications can be a dangerous assumption. Therefore, the AVD must provide positive and reliable verification in which the voltage detector seeks to ensure that all results are in a fail-safe condition. Although, PVD may provide an indication of voltage presence at non-hazardous voltage (40~50V), it can't be utilized for verifying that the device is de-energized and safe to access. Additionally, the AVD must function reliably over the entire range of voltages that the device may be exposed to in the installation, which is 0~1000V AC/DC for the system described in this RS.

[0025] The AVD circuit architecture is depicted in Figs. 9 and 10. The input buffer connects with power lines throughout a high voltage resistor string that provides high impedance between primary and secondary sides. A chain of six resistors, 1.26M Ω each and 10M Ω total, were used to reduce the physical size of a single resistor, distribute power consumption, and cover single fault condition such that one resistor failed short. A rail-to-rail input and output op-amp was used as a buffer/signal-conditioner between the high impedance resistors chain and a window comparator. To limit the voltage on the buffer's input and protect the circuit from any voltages outside the specified working voltage, an ultra-low forward-voltage and leakage-current Schottky diodes were employed. The diodes limit the input voltage to $\pm 3V$, which was considered as a hazardous voltage in functional safety terms. A ceramic capacitor at the buffer's input was used to convert the peak voltage to RMS. The buffer output connects to a window comparator, which detects input voltage levels that are within a specific window of voltages. The window boundaries were set to "Reference= $\pm 2.95V$ ". Any voltage outside the $\pm 2.95V$ boundaries is considered hazardous voltage.

[0026] The AVD circuits check for both common mode (illustrated in Fig. 9) and differential mode (illustrated in Fig. 10). The CM circuits include three window comparators to check the voltage level on each phase (L1, L2, and L3) relatively to ground. The DM circuits also include three window comparators in addition to three differential amplifiers to check between the three phases relatively to each other's (L1-L2, L1-L3, and L2-L3). All window comparators have open-drain output, which will be active-low if any of the phases presents a voltage level outside the non-hazardous boundaries.

System Self-diagnostic Circuit I

[0027] When designing functional safety applications, it becomes crucial to ensure the validity of the result to be provided in a fail-safe manner and possibly be tolerant to certain types of faults or conditions. A self-diagnostics procedure can be implemented as a validation method. The Self-diagnostic procedure can be thought of as "*Test-the-Tester*", in which a series of checks and verifications (see Fig. 11) are executed to ensure that all critical components, circuits, or processes are operational and performing as expected-both prior to and after the point in the process when the decision outcome is confirmed (e.g., absence of voltage safe state indication). Additionally, this procedure helps ensuring that the functionality of the system was not adversely impacted by any undesirable factors that could be present in the environment where the tester has been installed (e.g., extreme temperatures, aging, noise, static discharge, etc.). Therefore, confirming the functionality of the system is essential in adding confidence to and ensuring the validity of the result.

[0028] The self-diagnostic procedure was executed by generating and injecting several known outward-bound reference singles/voltages onto the power lines in a pre-defined order. The reference signals conform with the non-hazardous, as well as, the hazardous boundaries defined by the functional safety standard for AVD. Namely, any voltage level from $\pm 3V$ was considered hazardous. Moreover, the reference signals were generated from a derived source that is independent of the source being monitored. The injection point relates to the high impedance side of power lines throughout an ultra-low leakage current analog switches that are directly controlled by the diagnostic controller. If the AVD correctly detect the states (safe or unsafe) of generated signals, it confirms that the AVD circuit is operational and performing as expected. The technique described herein can be applied to DC power systems, as well as, single- or multi-phase AC power systems. Figs. 12 and 13 illustrate the reference signal injection circuitry and its connection with the AVD circuit input. Fig. 14 shows the pre-defined test order of the self-diagnostic procedure and the expected validation response (*Condition*) by the AVD.

Absence of Voltage Detector II

[0029] Redundancy is another verification method that helps in increasing the confidence level in the system's decision outcome and ensuring the validity of the result to be provided in fail-safe manner. Redundancy employs adding at least another sub-system, usually referred as a *Channel*, that is fully identical in the design and completely independent in the functional execution. The likelihood of both independent *Channels* failing in the same manner at the same time is relatively very slim.

[0030] AVD-II is a redundant *Channel* to AVD-I. Both AVD-I and AVD-II run in parallel, resulting in two independent decision outcomes. The outcomes are then ANDed together. The final decision results in a *Safe-State* only and only if both *Channels* produced the same outcome. Otherwise, a *Fail-Safe* state will be reported due to the discrepancy in the decision outcomes. Fig. 15 illustrates the AVD redundant *Channels* and their functional independency.

System Self-diagnostic Circuit II

[0031] The *Self-Diagnostic Circuit II* is a redundant *Channel* to *Self-Diagnostic Circuit I* dedicated for AVD-II circuit. This allows double verification and validation of all system critical elements and helps adding even more confidence in the functionality of the system and validity of the results.

Connectivity Detector

[0032] Connectivity detection is another verification step implemented into the design to validate and confirm that the installed AVD system is directly coupled as intended with direct connection to the device being monitored, and thus ensuring that the device installation is intact-the AVD is measuring the actual voltage on the power lines and has not registered a no-voltage condition due to unknowingly disconnection error or installation failure such that the leads for each phase are shorted together and left tingling. In industrial electrical equipment, installation failure is typically a loose or severed connection due to a faulty termination, thermal expansion, or vibration. Verifying that connectivity between the leads of the AVD system and the circuit conductors existence can be accomplished by verifying that there is continuity throughout the system from the AVD to the main power lines.

[0033] Fig. 16 depicts a novel design concept for connectivity detection (CD). The CD circuit is mainly constructed of three parts; 1) RF signal generator, 2) RF Signal Detector, and 3) Logic Sequencer. The CD circuit aims at verifying the continuity between two wires that belong to the same phase. The wires are physically separate on the CD circuit and connect to the same terminal (i.e., Phase) on the power lines side. Each phase will require two wires; a three-phase system requires six wires in addition to two wires for safety ground. One wire from each phase connects to 307KHz RF generation circuit throughout 6-Pole LC resonance filter that is constructed from two signal inductors and two X1Y1 capacitors in series. The X1Y1 capacitors are rated at 760VAC/1500VDC and form capacitive coupling with 8KV enforced isolation between primary (i.e., power lines) and secondary (i.e., CD) circuits. An analog demultiplexer was employed to sequence the generated frequency on all three wires connect to power lines. The other wires from each phase connects to a frequency detector through another 6-Pole LC resonance filter that was also constructed from two signal inductors and two X1Y1 capacitors in series. This represents the return RF signal from the connection at power line terminal. The signal connects to the primary side of a coupling transformer. The transformer's secondary side connects to an analog multiplexer through RC biasing voltage networks. An RF envelop detector is utilized to detect signal amplitude which will be compared in the next stage to a pre-defined reference threshold. Only when the two wires belong to the same phase are connected at the power line terminal, the detected signal amplitude will be above the reference threshold. The first safety ground wire connects to the coupling transformer's primary. The other wire connects to the secondary side. In case any of the ground wires was disconnected, there would be no RF coupling between the transformer primary and secondary circuit and the CD procedure will fail connectivity verification.

[0034] Fig. 17 illustrates the logic sequencer block diagram. The truth table for the tests sequence and expected outcome is shown on Fig. 18. The CD tests sequence procedure starts with verifying if there are any unwanted signals that have similar frequency component to the one generated by the CD RF generator (See *Cnt-Out* 0-4 on Fig. 18). The procedure verifies next if any of the wires belong to the same phase were swapped with the wire from other phases. The CD test will pass if and only if the 307KHz RF signal detected when *Cnt-Out* = 5, 10, and 15.

System Diagnostic Controller

[0035] The *Diagnostic Controller* (DMCU) is responsible for generating the sequence order for the *self diagnostic* circuit or *Test-the-Tester*. The DMCU has no control or effect on the functions or decision outcomes of ADV-1, AVD-2, and CD sub-system. It only reads the *self-diagnostic* procedure outcomes to generate a "*diagnostic decision*" that adds another verification level to the *safe-state* indication. Additionally, DMCU verifies the secondary source supply (voltage level) and operation temperature. Fig. 19 illustrates an overview of the DMCU inputs and outputs.

Signal Evaluation and Decision Circuit

[0036] The signal evaluation was constructed using 5 PMOS transistors in cascade design. Each transistor is driven by one signal generated by one of the five sub-systems as illustrated in Fig. 20. The *Safe-Signal* output will be active *If and only If* all five signals have a logic 'LOW'. Meaning, the AVD for both channels was verified, the connectivity was verified, the self-diagnostic for both channels was verified, and the power supply check for all power sources was verified.

Claims

1. A connectivity system for an absence of voltage detector comprising:

- a first terminal wire connected to a first terminal;
- a second terminal wire connected to the first terminal;
- an RF signal generator connected to the first terminal wire; and
- an RF signal detector connected to the second terminal wire.

2. The connectivity system of claim 1 further comprising:

5 a third terminal wire connected to a second terminal;
a fourth terminal wire connected to the second terminal;
a demultiplexer connected to the signal generator; and
a multiplexer connected to the RF signal detector.


3. The connectivity system of claim 2 further comprising a logic sequencer to run a testing procedure using the multi-
plexer and demultiplexer.

4. A method of detecting the connectivity of an absence of voltage detector comprising:

15 providing a first terminal wire connected to a first terminal;
providing a second terminal wire connected to the first terminal wire;
generating an RF signal on the first terminal wire; and
detecting the RF signal on the second terminal wire.

5. The method of detecting the connectivity of an absence of voltage detector of claim 4 further comprising:

20 providing a third terminal wire connected to a second terminal;
providing a fourth terminal wire connected to the second terminal; and
performing a sequence of placing a signal on the first and third terminal wires and testing for a signal on the
second and fourth terminal wires.



System Block Diagram
Fig.1




Fig.2a




Fig.2






Fig.2b




System Architecture
Fig.3




Voltage Presence Circuit Power Supply Block Diagram

Fig.4




PMDU Block Diagram
Fig.5




PVD Block Diagram

Fig.6




PWM Signals generated by the PVD Controller

Fig.7




Networking Interface Block Diagram

Fig.8




AVD-Common Mode (CM)
Fig.9




AVD-Differential Mode (DM)

Fig.10




Test-the-Tester Procedure
Fig.11



Test-the-Tester connects to AVD-Common Mode (CM)

Fig.12




Test-the-Tester connects to AVD-Differential Mode (CM)

Fig.13

Sequence	L1	L2	L3	Note	Condition
1	-	-	-	none	PASS
2	+3.0V	-	-	L1-G	FAIL
3	-3.0V	-	-	L1-G	FAIL
4	+1.5V	-	-	L1-G	PASS
7	-1.5V	-	-	L1-G	PASS
8	-	+3.0V	-	L2-G	FAIL
5	-	-3.0V	-	L2-G	FAIL
9	-	+1.5V	-	L2-G	PASS
10	-	-1.5V	-	L2-G	PASS
6	-	-	+3.0V	L3-G	FAIL
11	-	-	-3.0V	L3-G	FAIL
12	-	-	+1.5V	L3-G	PASS
13	-	-	-1.5V	L3-G	PASS
14	+1.5V	+1.5V	-	L1-L2	FAIL
15	-1.5V	-1.5V	-	L1-L2	FAIL
16	+1.5V	-	+1.5V	L1-L3	FAIL
17	-1.5V	-	-1.5V	L1-L3	FAIL
18	-	+1.5V	+1.5V	L2-L3	FAIL
19	-	-1.5V	-1.5V	L2-L3	FAIL


Generated Reference Voltages and Test Procedure Order Sequence

Fig.14




Implementing Redundancy in AVD to Validate Decision Outcome

Fig.15



Connectivity Detection System Architecture

Fig.16




Connectivity Detection-Test Sequencer

Fig.17

Phase	Cnt Out	RF Generator MUX/Cnt			RF Detector DEMUX/Cnt		RF Generation Lines			RF Detection Lines			RF GEN on/off	Correct OUT
		IN1/Q3	IN2/Q2	IN1/Q1	IN2/Q0		L1G	L2G	L3G	L1D	L2D	L3D		
-	0	0	0	0	0		-	-	-	-	-	-	OFF	0
	1	1	0	0	0		SEL	-	-	-	-	-	ON	0
	2	0	1	0	0		-	SEL	-	-	-	-	ON	0
	3	1	1	0	0		-	-	SEL	-	-	-	ON	0
L1	4	0	0	1	0		-	-	-	DET	-	-	OFF	0
	5	1	0	1	0		SEL	-	-	DET	-	-	ON	1
	6	0	1	1	0		-	SEL	-	DET	-	-	ON	0
	7	1	1	1	0		-	-	SEL	DET	-	-	ON	0
L2	8	0	0	0	1		-	-	-	-	DET	-	OFF	0
	9	1	0	0	1		SEL	-	-	-	DET	-	ON	0
	10	0	1	0	1		-	SEL	-	-	DET	-	ON	1
	11	1	1	0	1		-	-	SEL	-	DET	-	ON	0
L3	12	0	0	1	1		-	-	-	-	-	DET	OFF	0
	13	1	0	1	1		SEL	-	-	-	-	DET	ON	0
	14	0	1	1	1		-	SEL	-	-	-	DET	ON	0
	15	1	1	1	1		-	-	SEL	-	-	DET	ON	1


Connectivity Detection-Tests Sequence and Expected Outcome

Fig.18



System Diagnostic Controller Block Diagram

Fig.19



Signal Evaluation and Decision Circuit Block Diagram

Fig.20



EUROPEAN SEARCH REPORT

Application Number
EP 20 17 0910

5

10

15

20

25

30

35

40

45

50

55

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
X	FR 3 030 137 A1 (SCHNEIDER ELECTRIC IND SAS [FR]) 17 June 2016 (2016-06-17) * page 5, line 4 - page 7, line 7; figures 3-8 *	1-5	INV. G01R31/54 G01R31/66
X	US 3 912 879 A (LAWSON WILLIAM J) 14 October 1975 (1975-10-14) * the whole document *	1-5	
X	US 8 405 404 B2 (VANAUD SEBASTIEN [FR]; LOHR IND [FR]) 26 March 2013 (2013-03-26) * column 4, line 53 - column 5, line 36 *	1-5	
A	US 6 215 314 B1 (FRANKEWICH JR WALTER J [US]) 10 April 2001 (2001-04-10) * the whole document *	1-5	
A	EP 2 743 712 A1 (BOMBARDIER TRANSP GMBH [DE]) 18 June 2014 (2014-06-18) * paragraphs [0053] - [0055] *	1-5	
			TECHNICAL FIELDS SEARCHED (IPC)
			G01R
The present search report has been drawn up for all claims			
Place of search Munich		Date of completion of the search 21 September 2020	Examiner Jedlicska, István
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

 1
EPO FORM 1503 03.82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 20 17 0910

5 This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

21-09-2020

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
FR 3030137	A1	17-06-2016	NONE
US 3912879	A	14-10-1975	NONE
US 8405404	B2	26-03-2013	AT 508371 T 15-05-2011 CN 101910852 A 08-12-2010 EP 2215488 A2 11-08-2010 ES 2365834 T3 11-10-2011 FR 2923913 A1 22-05-2009 JP 2011505547 A 24-02-2011 KR 20100109547 A 08-10-2010 RU 2010124998 A 27-12-2011 US 2010283477 A1 11-11-2010 WO 2009098373 A2 13-08-2009
US 6215314	B1	10-04-2001	NONE
EP 2743712	A1	18-06-2014	EP 2743712 A1 18-06-2014 ES 2704976 T3 21-03-2019 PL 2743712 T3 30-04-2019

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- US 62836931 [0001]