




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification<sup>5</sup> : H03L 7/06, H04L 7/033 H03K 5/135</p>	<p>A1</p>	<p>(11) International Publication Number: <b>WO 93/13602</b> (43) International Publication Date: 8 July 1993 (08.07.93)</p>
<p>(21) International Application Number: PCT/SE92/00809 (22) International Filing Date: 25 November 1992 (25.11.92) (30) Priority data: 9103833-1 23 December 1991 (23.12.91) SE (71) Applicant: TELEFONAKTIEBOLAGET L M ERICSSON [SE/SE]; S-126 25 Stockholm (SE). (72) Inventor: HEDBERG, Mats ; Kvickrotsvägen 22, S-136 72 Haninge (SE). (74) Agents: DELHAGE, Einar et al.; Bergenstråhle &amp; Lindvall AB, Box 17704, S-118 93 Stockholm (SE).</p>		<p>(81) Designated States: AU, BR, CA, FI, JP, KR, NO, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).  Published With international search report.</p>

(54) Title: SHIFTING PHASE OF A CLOCK SIGNAL, IN PARTICULAR FOR CLOCK RECOVERY OF A DIGITAL DATA SIGNAL



## (57) Abstract

The invention relates to clock recovery for a digital data signal. A phase detector (2) receives the data signal and transmits it after clock recovery. A phase correcting means (8) creates and transmits, by means of a number of auxiliary clock signals phase shifted with respect to each other and originating from an incoming clock signal (CK<sub>in</sub>), a recovered clock signal (CK<sub>out</sub>) for the data signal. The recovered clock signal is fed to the phase detector (2), which detects a phase position error, if any, between the data signal and its recovered clock signal and emits information regarding this to the phase correcting means (8). The phase correcting means (8) includes a phase variation circuit (16) arranged, if the phase position error deviates from zero and the phase position of the recovered clock signal is located between the phase positions of two of the auxiliary clock signals, to mix these two auxiliary clock signals with each other for forming an adjusted recovered clock signal with the same phase position as the data signal. The invention allows shifting of the phase of a clock signal continuously an arbitrary number of turns forwards or backwards without interruptions or discontinuities in the recovered clock signal. This implies that the invention can also be applied in the case of a difference occurring between the bit frequency of incoming data and the clock reference frequency.

*FOR THE PURPOSES OF INFORMATION ONLY*

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FR	France	MR	Mauritania
AU	Australia	GA	Gabon	MW	Malawi
BB	Barbados	GB	United Kingdom	NL	Netherlands
BE	Belgium	GN	Guinea	NO	Norway
BF	Burkina Faso	GR	Greece	NZ	New Zealand
BG	Bulgaria	HU	Hungary	PL	Poland
BJ	Benin	IE	Ireland	PT	Portugal
BR	Brazil	IT	Italy	RO	Romania
CA	Canada	JP	Japan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SK	Slovak Republic
CI	Côte d'Ivoire	LJ	Liechtenstein	SN	Senegal
CM	Cameroon	LK	Sri Lanka	SU	Soviet Union
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	MC	Monaco	TG	Togo
DE	Germany	MG	Madagascar	UA	Ukraine
DK	Denmark	ML	Mali	US	United States of America
ES	Spain	MN	Mongolia	VN	Viet Nam
FI	Finland				

Shifting the phase of a clock signal, in particular for clock recovery of a digital data signal.

5

Technical area.

According to a first aspect the present invention relates more generally to a system for shifting the phase of a clock signal, including first means for receiving said clock signal and providing a number of auxiliary clock signals phase  
10 shifted with respect to said clock signal and to each other, second means for choosing two of the auxiliary clock signals between the phases of which a desired new phase of said clock signal is situated, and third means for mixing the two chosen  
15 auxiliary clock signals with each other until a signal with said desired phase is obtained.

According to a second aspect the invention relates to a method for clock recovery of a digital data signal, wherein a number of mutually phase shifted auxiliary clock  
20 signals are used to create a recovered clock signal for the data signal based upon the result of detection of a phase position error, if any, between the data signal and its recovered clock signal, and

a system for clock recovery of a digital data signal including a phase detector for receiving the data signal and transmitting the same after clock recovery, a phase  
25 correcting device for creating and emitting, by means of a number of mutually phase shifted auxiliary signals derived from an incoming clock signal, a recovered clock signal for the data signal, said recovered clock signal being fed to the  
30 phase detector for detecting a phase position error, if any, between the data signal and its recovered clock signal and to transmit information with respect to this to the phase correcting device.

35

State of the art.

Among conventional methods for providing clock recovery can be mentioned the use of so called SAW filters, or a voltage or current controlled oscillator. These solutions

have the following disadvantages.

SAW filters are relatively expensive, space consuming, cannot be integrated and consume a relatively large amount of power. Furthermore, one filter is required for each input.

5 A controlled oscillator can certainly be integrated, except for the crystal, but requires a relatively great amount of electronic circuitry for carrying through the control, and consumes a relatively large amount of power.

10 Through U.S. 4 955 040 a digital clock recovery system is known, which includes a phase sensor for a digital data signal. The phase sensor provides information to a phase correcting device with regard to the phase position of the digital data signal and obtains therefrom a first auxiliary data clock signal being the recovered clock of the digital  
15 signal, as well as a second auxiliary data clock signal which has a defined phase difference with respect to the first one. The phase sensor compares the phase relation between the active edges of the pulses of the digital data signal and the second auxiliary data signal. If the result of the comparison  
20 is that no phase difference can be seen, a correction signal is generated which causes a phase correction of the two auxiliary data clock signals resulting in the creation of the defined phase difference.

25 In US 4 218 771 a controlled phase shift circuit is described. The phase of the clock pulses is continuously optimized with respect to the received signal under the control of pseudo-error detectors.

30 In JP 60-251740 it is described how optimal timing of sampling is always maintained by the use of a timing synchronizing system including a variable phase circuit automatically controlling/regulating the phase of an output signal from an oscillator forming an original oscillator for a timing signal.

35 In JP 61-49536 a digital phase synchronizing circuit is described. The phase of the output clock signal of the circuit is corrected and its phase locking properties are improved by detection of the magnitude of the phase shift in either direction of the output clock signal based upon an input clock signal, and proportional setting of the phase

correction with respect to the detected magnitude.

Statement of invention.

5 A first object of the invention is to provide a system in accordance with the first aspect, which allows simple and continuous shifting of the phase of a clock signal.

10 A second object of the invention is to provide a method and a system, of the kind defined by way of introduction according to the second aspect, for clock recovery of a digital data signal which can be integrated and, as compared with conventional solutions, is cheaper and less power consuming.

The system according to the first aspect, defined by way of introduction, is characterized by

15 a number of controllable switching means having auxiliary clock signal inputs for receiving said auxiliary clock signals, and a common output on which said signal with the desired phase is obtained,

20 a control signal generator for providing a control signal with a variable amplitude and sign,

25 a selector circuit having a control input for receiving said control signal, control outputs connected for controlling the let through of the switch means of their respective auxiliary clock signal, and activating means for continuously following the amplitude and sign of said control signal and, guided thereby, choosing and activating a number of the control outputs.

According to one favourable embodiment

30 said activating means include an analog control network and an analog selector, which both are connected for receiving the control signal, the control network controlling the selector for entirely opening, via one of the chosen control outputs, a corresponding switching means for letting through of the corresponding auxiliary signal without  
35 amplitude decrease, and for connecting, via another chosen control output, the control signal with correct sign to a corresponding switching means for letting through the corresponding auxiliary clock signal with an amplitude decrease determined by the amplitude of the control signal.

Preferably this system comprises inverting means for inverting the control signal, an analog switch having a first input for receiving the control signal, a second input for receiving the inverted value of the control signal from said inverting means, and an output connected to the input of said analog selector, said control network controlling the choice of either of said first and second inputs of said analog switch for determination of sign of an output signal appearing on said output thereof.

According to a further favourable embodiment said controllable switching means comprise a number of differentially connected pairs of first and second controlled switches,

said pairs being located between voltage source means and a common differential output having first and second terminals for forming said common output for said signal with the desired phase, said first and second controlled switches of each pair having respective outputs connected to said first and second terminals, respectively,

said pairs being further connected to said voltage source means via current path means containing current source means and control means connected to said control outputs for controlling the current flow to said pairs,

said controlled switches having control inputs connected for receiving said auxiliary clock signals.

Said differentially connected pairs are preferably in turn connected in pairs for receiving

one of said auxiliary clock signals on the control input of the first controlled switch of one of the two differentially connected pairs forming such a last mentioned pair and on the control input of the second controlled switch of the other differentially connected pair, and

another one of said auxiliary clock signals on the control input of the second controlled switch of said one pair, and on the control input of the first controlled switch of said other pair.

Furthermore said current path means may preferably comprise a respective current path for each of said differentially connected pairs, said current source means

comprise a respective controllable current source in each current path, and said control means comprise respective control inputs of said controllable current sources.

Alternatively said current path means may comprise a  
5 respective first current path for each of said differentially connected pairs and a second current path common to all differentially connected pairs between said first current paths and said voltage source means, said current source means comprise a common current source in said second current  
10 path, and said control means comprise a respective controllable switching means with a respective control input in each of said first current paths.

In a further, very favourable embodiment of the system according to the first aspect said controllable switching  
15 means comprise a number of sets of at least one differentially connected pair each of first and second controlled switches,

said pairs being located between voltage source means and a common differential output having first and second  
20 terminals for forming said common output for said signal with the desired phase, said first and second controlled switches of each pair having respective outputs connected to said first and second terminals, respectively,

said sets of pairs being further connected to said  
25 voltage source means via a number of digitally controllable current sources having control inputs connected to logic circuitry having as an input said control signal with a variable amplitude and sign, and

said controlled switches having control inputs connected  
30 for receiving said auxiliary clock signals.

Preferably, in this embodiment, said differentially connected pairs may in turn be connected in pairs for receiving

one of said auxiliary clock signals on the control input  
35 of the first controlled switch of one of the two differentially connected pairs forming such a last mentioned pair and on the control input of the second controlled switch of the other differentially connected pair, and

another one of said auxiliary clock signals on the

control input of the second controlled switch of said one pair, and on the control input of the first controlled switch of said other pair.

Alternatively each of said differentially connected pairs  
5 may be connected for receiving the two auxiliary clock signals of a respective pair of said auxiliary clock signals alternately on its first and second control inputs.

Each of said sets may preferably comprise a single  
10 differentially connected pair of first and second controlled switches connected via at least two of said digitally controllable current sources in parallel to said voltage source means.

Alternatively each set may comprise more than one of said  
15 differentially connected pairs of first and second controlled switches.

In accordance with the invention the method according to  
the second aspect is characterized in that, if the phase  
position error is different from zero and the phase position  
of the recovered clock signal is situated between the phase  
20 positions of two auxiliary clock signals, said two auxiliary clock signals are mixed with each other for forming an adjusted recovered clock signal with the same phase position as the data signal.

Preferably the mixing is carried through while adjusting  
25 the relative amplitude of the two auxiliary clock signals.

In a favourable embodiment said result of detection of  
the phase position error is generated in the form of an error  
signal with an amplitude being a measure of the amplitude of  
the phase position error, and a sign indicating the direction  
30 for adjusting the phase position of the recovered clock signal, said amplitude and said sign being used as control parameters for the adjustment.

Preferably said control parameters may be used for  
35 choosing the two auxiliary clock signals to be mixed, the amplitude parameter also being used for controlling a change of the amplitude of one of the auxiliary clock signals.

In accordance with the invention the system according to  
the second aspect is characterized in that the phase  
correction device includes a phase variation circuit for

mixing, if the phase position error is different from zero and the phase position of the recovered clock signal is situated between the phase position for two auxiliary clock signals, these two auxiliary clock signals with each other  
5 for forming an adjusted recovered clock signal having the same phase position as the data signal.

Preferably the phase variation circuit includes  
a number of controllable switching means for receiving on  
auxiliary clock signal inputs said auxiliary clock signals  
10 and connected to a common output, on which the recovered clock signal with the shifted phase is obtained,

a selector circuit with control outputs connected for  
controlling the let through of the switch means of their  
respective auxiliary clock signal, and with activating means  
15 for continuously following the magnitude and sign of the control signal and guided thereby chose and activate a number of the control outputs.

In a preferable embodiment the detector circuit creates and transmits the phase position information in the form of  
20 an analog signal the amplitude of which is a measure of the magnitude of the phase error, and the sign of which indicates the direction of the phase error, and

the activating means include an analog control network and an analog selector which both are connected for receiving  
25 the analog signal, the control network controlling the selector to entirely open, via one of the two chosen control outputs, the corresponding switching means for letting through of the auxiliary clock signal thereof without amplitude decrease, and to connect, via the other chosen  
30 control output, the analog signal with correct sign to the corresponding switching means for letting through the auxiliary clock signal thereof with an amplitude decrease determined by the amplitude of the control signal.

In this connection the system may preferably comprise  
35 inverting means for inverting the control signal, an analog switch having a first input for receiving the control signal, a second input for receiving the inverted value of the control signal from said inverting means, and an output connected to the input of said analog selector, said control

network controlling the choice of either of said first and second inputs of said analog switch for determination of sign of an output signal appearing on said output thereof.

5 According to a favourable embodiment said controllable switching means comprise a number of differentially connected pairs of first and second controlled switches,

said pairs being located between voltage source means and a common differential output having first and second terminals for forming said common output for said signal with the desired phase, said first and second controlled switches of each pair having respective outputs connected to said first and second terminals, respectively,

10 said pairs being further connected to said voltage source means via current path means containing current source means and control means connected to said control outputs for controlling the current flow to said pairs,

15 said controlled switches having control inputs connected for receiving said auxiliary clock signals.

Said differentially connected pairs are preferably in turn connected in pairs for receiving

20 one of said auxiliary clock signals on the control input of the first controlled switch of one of the two differentially connected pairs forming such a last mentioned pair and on the control input of the second controlled switch of the other differentially connected pair, and

25 another one of said auxiliary clock signals on the control input of the second controlled switch of said one pair, and on the control input of the first controlled switch of said other pair.

30 In a further favourable embodiment said current path means comprise a respective current path for each of said differentially connected pairs, said current source means comprise a respective controllable current source in each current path, and said control means comprise respective control inputs of said controllable current sources.

35 Alternatively said current path means may comprise a respective first current path for each of said differentially connected pairs and a second current path common to all differentially connected pairs between said first current

paths and said voltage source means, said current source means comprise a common current source in said second current path, and said control means comprise a respective controllable switching means with a respective control input in each of said first current paths.

In a further very favourable embodiment of the system according to the second aspect said controllable switching means comprise a number of sets of at least one differentially connected pair each of first and second controlled switches,

said pairs being located between voltage source means and a common differential output having first and second terminals for forming said common output for said signal with the desired phase, said first and second controlled switches of each pair having respective outputs connected to said first and second terminals, respectively,

said sets of pairs being further connected to said voltage source means via a number of digitally controllable current sources having control inputs connected to logic circuitry having as an input said control signal with a variable amplitude and sign, and

said controlled switches having control inputs connected for receiving said auxiliary clock signals.

Preferably said differentially connected pairs are in turn connected in pairs for receiving

one of said auxiliary clock signals on the control input of the first controlled switch of one of the two differentially connected pairs forming such a last mentioned pair and on the control input of the second controlled switch of the other differentially connected pair, and

another one of said auxiliary clock signals on the control input of the second controlled switch of said one pair, and on the control input of the first controlled switch of said other pair.

Alternatively each of said differentially connected pairs may be connected for receiving the two auxiliary clock signals of a respective pair of said auxiliary clock signals alternately on its first and second control inputs.

Each of said sets may preferably comprise a single

differentially connected pair of first and second controlled switches connected via at least two of said digitally controllable current sources in parallel to said voltage source means.

5           Alternatively each set may comprise more than one of said differentially connected pairs of first and second controlled switches.

Description of the drawings.

10           On the drawings

Figure 1 shows a schematic block diagram of a clock recovery device according to the invention,

Figure 2 shows a more detailed block diagram of the clock recovery device according to the invention including a phase detector and a phase correction device in the form of a "clock rotator",

15           Figures 3a-e show signal diagrams of the phase correction device according to Figure 2 for deriving 90° phase shifted auxiliary clock signals,

20           Figure 4 shows a diagram of one embodiment of the phase correction device,

Figures 5 and 6 show portions of the diagram according to Figure 4 more in detail,

25           Figures 7a-d show diagrams illustrating control signals derived in the phase correction device for enabling continuous variation of the phase of recovered clock signal,

Figure 8 is a state graph illustrating the way of operation of the phase correction device,

30           figure 9 is a vector diagram illustrating the variation of the amplitude of the recovered clock signal with phase changes,

Figures 10a-g show signal diagrams of the phase detector according to Figure 2,

35           Figure 11 shows an alternative embodiment of the phase detector according to Figure 2,

Figure 12 shows signal diagrams of the phase detector according to Figure 11,

Figure 13 is a schematic perspective view illustrating use of clock recovery systems according to Figure 1 for clock

recovery in the case of several data flows,

Figure 14 shows a schematic diagram of a circuit for imparting common phase position to several clock recovered data flows according to Figure 13,

5 Figure 15 is a schematic circuit diagram of a further embodiment of a portion of a phase variation circuit included in the phase correction device,

Figure 16 is a vector diagram illustrating variation of the amplitude of the output clock signal with phase changes in the circuit according to Figure 15,

10 Figure 17 is a schematic circuit diagram illustrating a modification of the circuit according to Figure 15,

Figure 18 is a vector diagram illustrating variation of the amplitude of the output clock signal with phase changes in the circuit according to Figure 17,

15 Figure 19 illustrates a phase variation circuit similar to the one of Figure 15 but differing therefrom by being digitally controlled,

Figures 20 and 21 show two embodiments of control logic circuits for controlling the circuit of Figure 19.

#### Preferred embodiments.

The system schematically shown in Figure 1 for clock recovery of a digital data signal  $D_{in}$  includes a phase detector 2. The phase detector 2 has an input 4 for receiving the data signal  $D_{in}$  and an output 6 for emitting the same after clock recovery. A phase correction system 8 has an input 10 for receiving a reference clock signal  $CK_{in}$ , either from a clock 12 or in the form of an external clock signal.

30 Referring also to Figure 2 the phase correction system 8 includes a circuit 14 deriving from the reference clock signal  $CK_{in}$  a number of mutually phase shifted auxiliary clock signals. The phase correction system 8 is furthermore arranged for creating and emitting, in a way to be described more closely below, a recovered clock signal  $CK_{ut}$  for the data signal. The recovered clock signal is fed to the phase detector 2 which, in a way to be likewise described more closely below, detects a phase position error, if any, between the data signal and its recovered clock signal, and

emits information with regard to this to the phase correction system 8.

The phase correction system 8 includes a phase variation circuit 16 which, if the phase position error is different from zero and the phase position of the recovered clock signal is situated between the phase positions of two of the auxiliary clock signals, mixes these two auxiliary clock signals with each other for forming an adjusted recovered clock signal with the same phase position as the data signal. This will likewise be described more closely below.

The phase variation circuit 16 is also referred to as a clock or phase rotator below.

More particularly, the recovered clock signal  $CK_{ut}$  is fed to an input 18 of the phase detector 2 which creates the phase position information in the form of a current signal  $I_{int2}$ , which is fed to a control input 20 of the circuit 16. As likewise described more closely below, this current signal is created so that its amplitude will form a measure of the magnitude of the phase position error and so that the sign thereof indicates the direction for adjusting the phase position of the recovered clock signal.

The design and function of the circuit 14 will now be described more closely with reference to Figures 2 and 3.

The circuit 14 includes two phase delay and differential steps 22 and 24, consisting of differential amplifiers, the speed and band width of which may be controlled by means of an external reference current generated in a way described below.

The delay step 22 on an input 26 receives the clock signal  $CK_{in}$  and delays it with  $90^\circ$ , and emits this  $90^\circ$  signal and its antiphase signal, i.e. a signal phase shifted  $270^\circ$  with respect to the incoming clock signal  $CK_{in}$ , on a respective output. The  $90^\circ$  phase delayed signal is fed to an input 28 of the delay step 24 which in turn shifts the phase thereof further by  $90^\circ$ , i.e. to  $180^\circ$  with respect to the incoming clock signal, and emits this signal and its  $360^\circ$  antiphase signal on a respective output.

In Figure 2 and further below the four thus obtained phase delayed signals are indicated with their respective

phase delay values with respect to the clock signal  $CK_{in}$ .

The clock signal  $CK_{in}$  and the  $360^\circ$  signal are fed to a plus and a minus input, respectively, of an integrator 30, the band width of which is so low that the output current may  
5 be regarded as a direct current. The integrator 30 has an extra gate input 32 for making the integrator active only when a positive signal is received on this input. The  $90^\circ$  signal is fed to the gate input 32 of the integrator. Thereby the integrator 30 is arranged to generate the above mentioned  
10 external reference signal for the delay steps 22 and 24 and emits the same on an output 33 which is fed back to respective control inputs 34 and 36 of the two delay steps 22 and 24 and thereby by means of said reference signal controls the latter so that they are set to  $90^\circ$  phase delay.

15 Figures 3a-d show the clock signal  $CK_{in}$ , the  $90^\circ$  signal, the  $360^\circ$  signal and the output signal  $I_{int1}$  of the integrator 30 above each other for three different cases following each other in the horizontal direction. These are phase shift with exactly  $90^\circ$ , less than  $90^\circ$  and more than  $90^\circ$ , respectively,  
20 of the delay steps. The latter two cases involve, as appears from a comparison of Figure 3a and Figure 3c, a corresponding phase shift between the clock signal  $CK_{in}$  and the  $360^\circ$  signal, and gives rise to positive and negativ current pulses from the integrator 30 with a width corresponding to the  
25 phase shift, as appears from Figure 3d. Figure 3e shows the mean current  $\bar{I}_{int1}$  as a function of the phase shift or angular error  $\varphi$  over a delay step. The output current of the integrator is thus zero at  $90^\circ$  phase shift.

The design and operation of the delay steps 22 and 24  
30 designed as differential amplifiers according to the above, as well as of the integrator 30 should be evident to the ordinary man of the art and need therefore not be described more closely below.

The design and function of the phase varying circuit 16  
35 will now be described more closely below with reference to Figures 2 and 4-9.

The  $90^\circ$ ,  $180^\circ$ ,  $270^\circ$  and  $360^\circ$  output signals derived from the delay steps 22 and 24 are fed to a respective switching element 38, 40, 42, and 44, included in the phase varying

circuit 16. The switching elements 38-44 can consist of some form of controllable impedances, e.g. FET resistances or MOS transistors. The recovered clock signal  $CK_{ut}$  is obtained, in a way to be described more closely below, on the outputs of the switching elements 38-44, said outputs being connected in parallel to the input 18 of the phase detector 2.

The control input 20 receiving the above-mentioned current signal forms the input of an analog selector circuit 46 which, via outputs 48, 50, 52, 54, controls the let through of the respective switching elements 38, 40, 42 and 44, of their respective phase shifted signal.

An embodiment of the selector circuit 46 is shown in more detail in Figure 4. The current signal to the selector circuit 46 is led, on the one hand, to an input 55 of a logic control network 56 to be described more closely below, which contains digital logic, and, on the other hand, to an analog switch 58 receiving the current signal on an input 60 and, via an inverting amplifier 62, its inverted value on an input 64. The switch 58 has an output connected to an analog selector 66 with four outputs 68, 70, 72, and 74 connected to each one of the respective outputs 48, 50, 52 and 54 of the selector circuit 46, and to each one of four inputs 76, 78, 80 and 82, respectively, of the logic control network 56. The latter has two outputs connected to a control input 84 of the analog switch 58 and, respectively, to a control input 86 of the analog selector 66.

The capacitances designated 88, 90, 92 and 94 in Figure 4 of the outputs 48-54 represent parasit capacitances and extra capacitance, if any.

The design of each of the inputs 76, 78, 80, 82 appears more closely from Figure 5. Between each input and the digital logic there are two comparators 96 and 98 arranged in parallel. The comparator 96 on its +input receives a control voltage derived in a way to be disclosed more closely below from the current signal, and on its -input a set first reference value  $ref_1$ , and gives maximum output signal if said control voltage exceeds this reference value. The comparator 98 in the same way receives on its -input a control voltage derived in a way to be disclosed more closely below from the

current signal and on its +input a set second reference value  $ref_2$ , and gives minimum output signal if this control voltage is lower than this reference value. By means of the above described function of the two comparators 96 and 98 a  
5 detection is carried through with respect to when the outputs from the selector 66 are fully set to minimum or maximum value, as will be likewise described more closely below.

Each of the inputs 76-82 furthermore includes two schematically indicated holding functions in the form of MOS  
10 transistors 100 and 102 of n and p type, respectively, connected as shown, which are controlled by signals from the digital logic for holding the corresponding output of the selector 66 when it has such a phase position that it shall keep a fixed level 0 or 1 (Figure 7), said levels being  
15 defined more closely below.

With reference to Figure 6 the input 55 of the logic control network 56 is connected to the digital logic included therein via a comparator 104, more particularly its +input. Comparison with a reference value  $ref_3$  on the -input of the  
20 comparator is carried through for detecting whether the current signal  $I_{int2}$  from the detector 2 has a positive or negativ sign. This gives a detection of whether the phase of  $CK_{ut}$  precedes or lags, and enables the digital logic to change the phase in the correct direction.

25 The digital technics of the logic control network 56 provides for the current signal  $I_{int2}$ , in accordance with that which will be described more closely below, to be periodically connected to the outputs 68, 70, 72 and/or 74 in accordance with a predetermined scheme by means of the analog  
30 selector 66, and so that it becomes the correct sign by means of the analog switch 58. The current signal charges the respective capacitances 88, 90, 92 or 94, the resulting charging voltage of which being applied to the control electrode of the respective switching elements 38, 40, 42 or  
35 44.

The scheme mentioned above is illustrated most simply by means of the diagrams of Figures 7a-d. These diagrams illustrate the charging voltages  $u_a$ ,  $u_b$ ,  $u_c$ ,  $u_d$  of the capacitances 88-94, the degree signs on the lower horizontal

common axis representing the phase shift between  $CK_{in}$  and  $CK_{out}$ . The levels 0 and 1 in the diagrams mean that the respective signal is completely disconnected or completely connected into circuit, respectively, which is obtained by means of the systems described above with reference to Figure 5. The ramps represent charge and discharge of the respective capacitances 88-94, which enables a continuous control of the switching elements 38-44 and thereby of the phase of the recovered clock signal  $CK_{out}$ . More particularly, this is attained by such a design of the digital logic that its function can be described by the state graph shown in Figure 8.

In the state graph according to Figure 8 the state rings represent the successively varying states of the switching elements 38, 40, 42 and 44, the degree sign at the respective ring indicating the starting point for the state according to this ring as seen along the horizontal axis in Figure 7,

the letters a-d represent the respective diagrams a-d in Figure 7, "=0" and "=1" in association with the letter indicating the state 0 and 1, respectively, of the respective voltage  $u_a-u_d$ , "+" or "-" in association with the letter indicating a state on the positive and negative edge, respectively, of the respective diagram, and "max" or "min" in association with the letter indicating the end of a positive or a negative edge, respectively,

$+I_{int2}$  and  $-I_{int2}$  represent information as to whether the sign of  $I_{int2}$  is + or -, respectively.

In the ring at  $0^\circ$  in the state graph  $b=c=0$ ,  $d=1$  involves that the logic of the logic control network 56 via the holding functions 100 and 102 holds the inputs 78 and 80 on the fixed level 0, and the input 82 on the fixed level 1. Regarding "a+", "a" involves that the logic controls the selector 66 to keep the output 68 open, and "+" means that the switch 58, by the logic detecting the sign of  $I_{int2}$  at the input 55 (Figure 6), is controlled to keep its input 60 open, i.e.  $I_{int2}$  is let through non-inverted by the selector.

As a result the switching element 44 is kept completely open for the  $360^\circ$  signal, and the capacitance 88 is

charged by the current from the output 68 so that the switching element 48 successively opens for the 90° signal. A mixing of the two mentioned signals on the common output from the switching elements is obtained, and results in the phase of the resulting signal ( $CK_{ut}$ ) successively increasing from 0° as the amplitude of the 90° signal increases. This corresponds to moving upwardly along the positive edge of the curve a in Figure 7.

If the current  $I_{int2}$  stops flowing the logic stops, and the charging of the capacitance 88 stops. On one hand, this results in the switching element 44 henceforth being kept open due to the fact that the state on the logic input 82 is kept fixed, and on the other hand, that the capacitance 88 keeps its attained charge, and its voltage maintains the attained open state of the switch element 38.  $CK_{ut}$  has been brought into phase with  $D_{in}$ .

However, if  $I_{int2}$  continues to flow with a positive sign a state is attained at last where both of the switching elements 38 and 44 are completely open, which implies that the phase of  $CK_{ut}$  has moved halfway between 0° and 90°, i.e. 45°. The logic now via the respective comparator pair 96, 98 (Figures 4,5) senses that its inputs 76 have exceeded the reference value  $ref1$ , and via its input 55 (Figure 6) that the current signal continuous to have a positive sign. This state, which is characterized by the state change arrow "+ $I_{int2}$  &  $a_{max}$ " pointing clockwise from the upper state circle in Figure 8, brings the logic to keep the attained state on the input 76, change over  $I_{int2}$  to the input 64 of the switch 58, and to open the output 74 for discharging the capacitance 74 by the changed current flow direction, cf. also "d-" in the 45° circle of Figure 8. The state defined by the 45°-circle of the state graph has now been attained. The resulting decrease of the amplitude of the 360° signal results in the phase of the signal ( $CK_{ut}$ ) mixed by the 360° and 90° signals being continuously changed (along the negative edge of d in Figure 7) toward 90° which is attained when the capacitance 94 is entirely discharged, if the current  $I_{int2}$  does not become zero before that, in which case the phase of  $CK_{ut}$  stops on a value between 45° and 90°.

The state "+ $I_{int2}$  &  $d_{min}$ " defined in association with the clockwise directed state change arrow between the 45° and 90° state circles has now been attained and is sensed by the logic as implying that the inputs 78, 80 and 82 take the same state. If the sign of  $I_{int2}$  furthermore continues to be positive, the logic is now set to open the input 60 of the switch 58 and the output 70 of the selector 66 for  $I_{int2}$  with positive sign, that charges the capacitance 90, following the positive edge of curved b in Figure 7, cf. also "b+" in the 90° circle in Figure 8.

As long as  $I_{int2}$  is different from zero the logic continuous to continuously work through the state graph according to Figure 8 for continuous change of the phase of  $CK_{ut}$ , in the same way as has been described above. The direction is determined by the sign of  $I_{int2}$ , i.e. it is counter clockwise in the graph at negative  $I_{int2}$ , following the inner state change arrows.

If  $I_{int2}$  is small, i.e. if a small phase error appears, a relatively slow recharge is obtained at the respective output 48-54, whereby a relatively slow phase change is obtained via the controllable impedances 38-44. The result becomes, however, a slow movement around according to Figures 7 and 8, and thereby a continuous phase change.

A greater current  $I_{int2}$  results in a faster recharge of the capacitances at the outputs from the analog selector 66 and thereby a faster phase change.

The magnitude of the capacitances 88-94 also affects the speed such as at increasing magnitude the process becomes slower.

The above described can also be illustrated by means of the vector diagram according to Figure 9, where the magnitude of the arrow  $u_{mix}$ , which represents the signal resulting from the mixing of two signals, i.e.  $CK_{ut}$ , gives the amplitude of this signal for a certain phase shift  $\varphi$  between  $CK_{ut}$  and  $CK_{in}$ . As can be seen the amplitude has maximum at four occasions, i.e. when the 90°, 180°, 270° and 360° signals, respectively, are let through unmixed alone.

The implementation in practice of the logic control network 56, in order to be able to carry through that

described above with reference to the state graph, is easily conceivable by the man of the art and need therefore not be described more closely here. Shortly there can be the question of a sequence circuit of a conventional  
5 implementation per se, e.g. built from i.a. MOS-transistors.

For each one of the inputs 60 and 64, and the outputs 68, 70, 72, 74, respectively, the switches 58 and 66 can be equipped with suitably connected transmission gates including MOS-transistors digitally controlled from the control network  
10 56. The inputs 84 and 86 represented in Figure 4 as each a single input, would then in practice correspond to two and four control inputs, respectively. Also here the man of the art understands how to carry this through in practice.

Two embodiments of the design and the function of the phase detector circuit 2 will now be described more closely  
15 below with reference to Figures 2 and 10, and 11 and 12, respectively.

In the embodiment according to Figure 2 the input 4 of the phase detector circuit 2 is connected on the one hand to an input of an AND gate 156, on the other hand to the D-input  
20 of a MS-flipflop 158, i.e. an edge triggered D-flipflop. The clock input of the MS-flipflop 158 is connected to the input 18 for the recovered clock signal  $CK_{ut}$  and its output to an inverting input of the AND-gate 156, the output of which is connected to the negative input of an integrator 160. The  
25 output of the MS-flipflop 158 is furthermore connected on the one hand to an input of a further AND-gate 162, on the other hand to the D-input of a further MS-flipflop 164. The clock input of the MS-flipflop 164, which is inverting, is likewise  
30 connected to the input 18 for the recovered clock signal  $CK_{ut}$ , and its output to an inverting input of an AND-gate 162, the output of which is connected to the positive input of the integrator 160. The output of the MS-flipflop 164 is also connected to the output 6 of the phase detector 2 for  
35 providing the data signal  $D_{ut}$  after clock recovery. The output of the integrator 160 is connected to the control input 20 for the selector circuit 46.

In Figure 10a-g there are shown for three different cases, which follow upon each other in the horizontal

direction, diagrams over the incoming data signal  $D_{in}$ , the recovered clock signal  $CK_{ut}$ , the output signal  $D1$  from the MS-flipflop 158, the input signal  $I+$  on the plus input of the integrator 160, the output data signal  $D_{ut}$ , the input signal  
5  $I-$  on the minus input of the integrator, and the signal composed of  $I+$  and  $I-$ , which by integration gives rise to the output current  $I_{int2}$  from the integrator 160. More particularly, the three cases are, while referring to the recovered clock signal  $CK_{ut}$ , a correct clock, an early clock,  
10 and a late clock, respectively.

The input data signal  $D_{in}$  appears on the input of the AND-gate 156, and is clocked into the flipflop 158 by  $CK_{ut}$ . When correct clock appears the clocking in is carried through  
15 "into the middle of the data eye" with the positive clock edge. The data signal  $D1$  thereby becomes shifted half a clock period, is inverted in the inverting input of the AND-gate 156, and forms together with  $D_{in}$  on the other input thereof the signal  $+$  on the output of the AND-gate. The positive edge of the pulses of the signal  $I+$  will thereby coincide with  
20 positive edges of  $D_{in}$ .

Due to the inversion of  $CK_{ut}$  on the clock input of the MS-flipflop 164 clocking in of  $D1$  in this flipflop will be carried through in a way similar to that of  $D_{in}$  in the flipflop 158.  $D_{ut}$  will thereby be shifted half a clock period  
25 with respect to  $D1$ , i.e.  $D_{ut}$  and  $D_{in}$  will be situated in the same way with respect to the positive edges of  $CK_{ut}$ .  $D_{ut}$  is inverted in the inverting input of AND-gate 162 and forms together with  $D1$  on the other input thereof the signal  $I-$  on the output of the AND-gate. The positive edge of the pulses  
30 of the signal  $I-$ , which in this case are of the same length as those of the signal  $I+$ , will thereby coincide with the negative edge of  $I+$ , which results in the current  $I_{int2}$  becoming zero.

In the two other cases, i.e. early clock and late clock,  
35 respectively,  $D_{in}$  is clocked in too early and too late, respectively, into the flipflop 158 by  $CK_{ut}$ . This gives rise to the length change of the pulses of the corresponding signals  $I+$ , which appears from Figure 10d, whereas the pulses  $I-$  are maintained unchanged. The respective signals composed

of I+ and I- therefore obtain the appearances shown in Figure 10g. The result becomes that the current signal  $I_{int2}$  integrated thereby will be negative at an early clock, and positive at a late clock.

5 As should have appeared from the above only the positive edges of  $D_{in}$  are detected in the embodiment of the phase detector 2 shown in Figure 2. Setting of the clock can be made more optimal if both positive and negative edges are detected. This can be carried through in a simple way by the  
10 alternative embodiment of the phase detector shown in Figure 11. More particularly, the AND-gates of the earlier embodiment have there been replaced by exclusive-OR gates 156' and 162', respectively. The corresponding curve shapes for the same three cases as according to Figure 10a-g are  
15 shown in Figures 12a-g.

The reference clock signal  $CK_{in}$  can be common to a number of clock recovery circuits according to Figure 1, receiving each its own data flow, as is schematically illustrated in Figure 13. Each of the output data flows will then have its  
20 own recovered clock  $CK_{ut}$ , but these clocks do not have any common phase position. The latter can in many cases be desirable, e.g. if the data flows are to be multiplexed together. A circuit to carry this through for each data flow is shown in Figure 14.

25 The circuit according to Figure 14 is implemented as a FIFO consisting of two portions, viz. one portion for reading the data signal  $D_{ut}$  and its clock  $CK_{ut}$  from the clock recovery circuit, and one portion b for reading out the data signal the phase of which has been set to the common phase  
30 position. In Figure 14 the input data signal corresponding to  $D_{ut}$  is designated  $D_a$  and its clock with  $CK_a$ , which thus corresponds to  $CK_{ut}$ . The common clock, to which the respective phases are to be set is designated  $CK_b$ , and the output data signal with  $D_b$ .  $CK_b$  can be the same as  $CK_{ut}$  from  
35 one of the clock recovery circuits, or a separate clock.

The portion a includes a first MS-flipflop 170 connected as a frequency halver by feed back of the inverting output to the D-input. On its clock input it receives  $CK_a$ . The flipflop mutually inverted output signals having half the frequency of

CKa are fed to one input of a respective AND-gate 172 and 174, of which the other respective input receives CKa. This results in every second clock pulse appearing alternatively on each one of the outputs of the two AND-gates 172 and 174, said outputs being connected to the clock input of a  
5 respective MS-flipflop 176 and 178. The D inputs of the MS flipflops 176 and 178 are connected for reception of Da. This results in every second data bit being clocked into each a corresponding one of these MS flipflops.

10 Reading out in the portion b is carried through in a corresponding way. The outputs of the MS flipflops 176 and 178 via an input of a respective AND-gate 180 and 182, are connected to each an input of an OR-gate 184. The output of the OR-gate 184 is connected, on the one hand to the D input  
15 of a MS flipflop 186 and, on the other hand, via a delay element 187 to the D input of a MS flipflop 188. The clock inputs of the MS flipflops 186 and 188 receive the clock signal CKb, which controls the reading out from every second of the flipflops 176 and 178 to the flipflops 186 and 188 in  
20 a way which will appear from the following.

More particularly, CKb is also fed to the clock input of a further flipflop 190 which in the same way as the flipflop 170 is connected as a frequency halver and has its non-inverting output connected to one input of an exclusive-OR  
25 gate 192, the output of which is connected to the respective second inputs of the AND-gates 180 and 182, in the latter case via an inverter 194. To the other input of the gate 192 the inverting output of a further MS flipflop 196 is connected, which is likewise connected as a frequency halver  
30 and the clock input of which via an exclusive-OR gate 198 is connected for receiving the signals on the outputs of the MS flipflops 196 and 198.

The reading out to the MS flipflop 188 is carried through via the delay element 187 so that this flipflop receives  
35 somewhat delayed data. If the two flipflops 186 and 188 clock different data the reading is carried through on an edge and in this position the MS flipflop 186 is reclocked. This results in the reading being moved an entire clock cycle. This in turn results in resistibility against phase

variations between the input and output of at least one clock cycle minus the delay of the element 187. Db is fed out from the output of the MS flipflop 186.

5 The FIFO-circuit according to Figure 14 is as short as possible, viz. only for two bits. This is a minimum for being able to deal with a phase shift of at least one clock period between the portions a and b without losing data. The FIFO can, of course, be made longer if there is a requirement to being able to deal with greater phase shifts without losing  
10 information.

In the above described embodiments the number of auxiliary clock signals has furthermore been indicated to be four. Per se, this can be regarded being an optimal number, but neither here there are any limitations. More generally,  
15 the said number can thus be stated to be at least three.

The mixing portion of block or clock rotator 16 in Figures 1 and 4 can be replaced by some other suitable form of mixing step, e.g. one of a bipolar type, i.e. a differential step with current drain, replacing each one of  
20 the switching elements 38-44.

One example of such a circuit is shown schematically in Figure 15. The controllable switching means 38-44 in Figure 2 are here replaced by a number of differentially connected pairs 200, 202, 204, 206 of first and second controlled  
25 switches, here in the form of transistors.

Said pairs are located between voltage source means indicated by VEE, and a common differential output having first and second terminals 208 and 210 for forming the common output for the signal with the desired phase, i.e. CKut. The  
30 first and second controlled switches 200.1, 200.2; 202.1, 202.2; 204.1, 204.2; and 206.1, 206.2; respectively, of each pair have their respective outputs connected to said first and second terminals 208, 210, respectively.

The differentially connected pairs 200-206 are  
35 furthermore connected, in a way to be described more closely below, to said voltage source means VEE via current path means containing current source means and control means connected to the control outputs 48-54 for controlling the current flow to the differentially connected pairs 200-206.

More particularly said current path means comprise a respective current path for each of said differentially connected pairs and said current source means comprise a respective controllable current source 212, 214, 216 - 218 in each current path. Said control means comprise respective control inputs of said controllable current sources 212-218 connected to the control outputs 48-54.

Also in a way to be described more in detail below, the transistors of the differentially connected pairs have their control inputs, i.e. base electrodes, connected for receiving the auxiliary clock signals.

More particularly, the differentially connected pairs are in turn connected in pairs for receiving two of the auxiliary clock signals as shown in Figure 15. With reference to e.g. the two pairs 200 and 204, it can be seen that the  $0^\circ$  auxiliary clock signal is received on the base electrode of the first transistor 200.1 of the differentially connected pair 200 and on the base electrode of the second transistor 204.2 of the differentially connected pair 204. The  $180^\circ$  auxiliary signal is received on the base electrode of the second transistor 200.2 of the pair 200 and on the base electrode of the first transistor 204.1 of the pair 204.

Similarly the differentially connected pairs 202 and 206 form a pair for receiving the  $90^\circ$  and  $270^\circ$  auxiliary signals in the same way.

In Figure 15 it can be seen that a resistance is indicated in series with each emitter electrode. This resistance is a so called emitter degenerating resistance for obtaining improved linearization of the transistor output signal. The input signal to the phase rotator should be triangular or sinus shaped for obtaining monotonously identical phase steps.

In the vector diagram according to Figure 16 the magnitude of the arrow  $u_{mix}$ , in the same way as in Figure 9, represents the signal resulting from the mixing of two signals, i.e.  $CK_{ut}$ , and gives the amplitude of this signal for a certain phase shift  $\varphi$  between  $CK_{ut}$  and  $CK_{in}$ . As can be seen the amplitude has maximum at four occasions, i.e. for  $45^\circ$ ,  $135^\circ$ ,  $225^\circ$  and  $315^\circ$  phase shift.

The circuit according to Figure 15 can be said to provide active mixing with separate controllable current sources, in contrast to the circuit with controllable resistances 38-44 in Figure 2, which provides a passive resistive mixing.

5 Figure 17 is a further example of a circuit providing active mixing, but with a common fixed current source. The circuit according to Figure 17 differs from that of Figure 15 only by the realization of its current paths connecting its differentially connected pairs 200-206 of transistors with  
10 the potential level VEE.

More particularly said current paths comprise a respective first current path 220, 222, 224 and 226 for each of the differentially connected pairs and a second current path 228 common to all differentially connected pairs. A  
15 common fixed current source 230 is located in said second current path, and each of said first current paths includes a controllable current source 232, 234, 236 and 238, respectively, with respective control inputs for connection to e.g. the control outputs 48-54.

20 In the vector diagram according to Figure 18 the magnitude of the arrow  $u_{mix}$ , in the same way as in Figure 16, represents the signal resulting from the mixing of two signals, i.e.  $CK_{ut}$ , and gives the amplitude of this signal for a certain phase shift  $\varphi$  between  $CK_{ut}$  and  $CK_{in}$ . As can be  
25 seen the amplitude is here constant.

In a further embodiment each of e.g. two differentially connected pairs, such as those of Figures 15 and 17, may be connected for receiving the two auxiliary clock signals alternately on its first and second control inputs. The way  
30 of operation of the circuits according to Figures 15 and 17 is the same as that described above with reference to Figures 7 and 8.

Figure 19 schematically illustrates a digital clock rotator solution having similarities to the circuit of Figure  
35 15. For easy reference similar reference numerals as in Figure 15 are used in Figure 19 for indicating the same or similar details.

As in Figure 15 the circuit includes four differentially connected pairs 200-206 of first and second control switches

connected, in the same way as in Figure 15, between a common differential output 210, 208 and a common voltage source means indicated by VEE.

5 The controllable current sources 212-218 of Figure 15 have, however, been replaced by each a number of  $n$  digitally controlled current sources  $112_{1\dots n} - 218_{1\dots n}$ . Most simply there can be only one digital current source for each differential step, which results in a possible resolution of  $45^\circ$ . As the number of simultaneously controlled current  
10 sources increases it will be possible to obtain a digital approximation of the sinus and cosinus functions for obtaining an adjustment with a smooth step resolution and a relatively smooth output amplitude. The obtainable resolution and step size is determined by the number of current sources  
15 and their individual weighting, as well as by a control logic circuit illustrated in Figure 20.

This control logic circuit has as many outputs as the number of digitally controlled current sources, i.e. a number of  $n$  for each of the differential steps 200-206. For easy  
20 reference the four sets of outputs of the control logic circuit and the four sets of control inputs to the digitally controlled current sources have each been marked 48', 50', 52' and 54', respectively, to underline the similarity to the circuit of Figure 15.

25 The logic of the logic circuit is controlled by a ring counter 250, to be described more in detail below, which indicates the phase position to be taken by the clock rotator. The number of phase positions is determined by the desired degree of resolution.

30 The phase detector can be the same as in Figure 2 where the sign of the current  $I_{int2}$  determines whether the clock is early or late with respect to the phase position of the data signal. The phase detector can also be a more simple type which only states whether the timing is late or early.

35 Figure 20 illustrates how the signal  $I_{int2}$  of the phase detector is digitized.  $I_{int2}$  is received on the +input of a comparator 252, the -input of which receives the reference value  $ref3$ , c.f. Figure 6 and the description above referring thereto. The output signal of the comparator 252 is received

on an input of a first AND-gate 254 and on an inverting input of a second AND-gate 256. The respective other inputs of the gates 254 and 256 receive an adjustment or discriminator clock signal DCK, which is thereby gated by the comparator output signal. A high or low output signal from the  
5 comparator indicates if  $CK_{in}$  is early or late, respectively. The outputs from the gates 254 and 256 are received by the counter 250. The outputs of the counter 250 are received by a decoder 258 having the outputs 48'-54'.

10 For early clocking  $I_{int2}$  is positive, meaning that the comparator provides a high output signal. This in turn results in up counting pulses to the counter 250 with a frequency determined by DCK. The up pulses cause forward counting of the ring counter. This results in the digital  
15 phase rotator increasing the phase until the output signal  $I_{int2}$  of the phase detector changes sign. When this happens the comparator 252 will give a low output signal resulting in the counter 250 receiving down pulses counting down the counter until the phase detector again provides a positive  
20 output signal, followed by up pulses, etc. In this way the phase rotator will work to and fro around the desired value. The phase variation or phase jitter amplitude obtained is determined by the resolution or step size of the clock rotator.

25 The speed of the adjustment of the clock phase is determined by the speed of DCK and the length of the ring counter 250. The number of positions for each turn of the decoder and clock rotator determines the resolution.

30 The ring counter 250 is an up/down ring counter having no limitation with respect to the counting sequence up or down. It works cyclically and when all steps have been passed it counts further for a new turn. The ring counter running a turn means that also the clock rotator runs a turn. The number of steps of the counter 250 is the same as, or more  
35 than the number of states which can be taken by the decoder 258. If there are more steps in the counter 250 there is required a number of up or down pulses in sequence for instructing the decoder 250 and the phase rotating circuit to take a new phase position.

In this manner the output signal of the phase detector is integrated or filtered. By this error readings, if any, of the phase detector are suppressed, which can occur due to jitter in the input signal of the phase rotator.

5       The frequency of DCK determines how often the up or down pulses can appear, and limits the maximum speed of rotation of the phase rotator, this providing a stabilizing influence on the logic in the control loop. DCK can be external or internally divided down from  $CK_{in}$ , which results in a good  
10 control of the different regulation parameters.

It is also conceivable to use a simplified type of phase rotator with only two differential steps, which principally performs the control within only one quadrant at a time (as opposed to the cases illustrated by Figures 9; 16 and 18).  
15 Change of quadrant is possible to obtain by inverting the input clock signal for change-over to the next quadrant. This change-over should be carried through when the next differential step is still turned off. Thereby a smooth and continuous change-over between the quadrants is obtained.

20       By such an embodiment it is possible to save logic in the decoder since it need only control two sets of current sources (instead of four) plus two clock inverters (for 0 and 90°, respectively).

Figure 21 illustrates a modification by means of which  
25 also the magnitude of a phase position can be measured. In this embodiment  $I_{int2}$  is received on the +input of a first comparator 260 and on the -input of a second comparator 262. On their other inputs the comparators 260 and 262 receive a respective reference signal ref4 and ref5. The outputs of the  
30 comparators 260 and 262 are respectively received by an input of the AND-gate 254 and an input of the AND-gate 256.

If  $I_{int2}$  is small, resulting in neither up pulses, nor down pulses, the clock rotator is made to take a stop state in case of a small phase error. In this way a more quiet  
35 control is obtained although at the cost of a certain backlash.

Although in the embodiment according to Figure 19 the differential stages are shown and described as comprising each a single differentially connected pair of control

switches and a number of digitally controlled current sources, it would also be conceivable to let each differential step comprise several pairs of control switches in parallel, e.g. one for each digitally controlled current source.

It would also be conceivable to use a combination of digital and analog control where the digital control is used for coarse control and the analog one for fine control.

The invention is furthermore not limited to clock recovery for a digital data signal, but in its most general form teaches a method for generally shifting the phase of a clock signal. This can be conceived if it is imagined that details 2-6 and 20 are removed from Figures 1 and 2, and instead a control signal with variable amplitude and sign is directly fed to the input 20 of the phase varying circuit 16 from e.g. a variable current source. It is also possible to influence the control logic directly. In the digital case in Figure 20 it is possible to supply counting pulses directly to the counter 250, or control the decoder directly, i.e. supplying state code directly thereto.

As has appeared from the above it should once again be emphasized that the invention suggests a method for generally shifting or rotating the phase of a clock signal continuously an arbitrary number of turns forwards or backwards without interruptions or discontinuities in the recovered clock signal.

Claims.

1. A system for shifting the phase of a clock signal,  
5 including first means (22,24,30) for receiving said clock  
signal and providing a number of auxiliary clock signals  
phase shifted with respect to said clock signal and to each  
other, second means (46) for choosing two of the auxiliary  
clock signals between the phases of which a desired new phase  
10 of said clock signal is situated, and third means (38-46) for  
mixing the two chosen auxiliary clock signals with each other  
until a signal with said desired phase is obtained,  
characterized by

a number of controllable switching means (38-44) having  
15 auxiliary clock signal inputs for receiving said auxiliary  
clock signals, and a common output (18) on which said signal  
with the desired phase is obtained,

a control signal generator (2) for providing a control  
signal with a variable amplitude and sign,

20 a selector circuit (46) having a control input for  
receiving said control signal, control outputs (48-54)  
connected for controlling the let through of the switch means  
(38-44) of their respective auxiliary clock signal, and  
activating means (58,66,56) for continuously following the  
25 amplitude and sign of said control signal and, guided  
thereby, choosing and activating a number of the control  
outputs (48-54).

2. A system according to claim 1, characterized in that  
said activating means include an analog control network  
30 (56) and an analog selector (66), which both are connected  
for receiving the control signal, the control network  
controlling the selector (66) for entirely opening, via one  
of the chosen control outputs, a corresponding switching  
means for letting through of the corresponding auxiliary  
35 signal without amplitude decrease, and for connecting, via  
another chosen control output, the control signal with  
correct sign to a corresponding switching means for letting  
through the corresponding auxiliary clock signal with an  
amplitude decrease determined by the amplitude of the control

signal.

3. A system according to claim 2, characterized by inverting means (62) for inverting the control signal, an analog switch (58) having a first input for receiving the control signal, a second input for receiving the inverted value of the control signal from said inverting means, and an output connected to the input of said analog selector (66), said control network (56) controlling the choice of either of said first and second inputs of said analog switch (58) for determination of sign of an output signal appearing on said output thereof.

4. A system according to any of claims 1-3, characterized in that said controllable switching means comprise a number of differentially connected pairs (200,202,204,206) of first and second controlled switches,

said pairs being located between voltage source means (VEE) and a common differential output having first and second terminals (208,210) for forming said common output for said signal with the desired phase, said first and second controlled switches of each pair having respective outputs connected to said first and second terminals, respectively,

said pairs being further connected to said voltage source means (VEE) via current path means containing current source means and control means connected to said control outputs (48-54) for controlling the current flow to said pairs,

said controlled switches having control inputs connected for receiving said auxiliary clock signals.

5. A system according to claim 4, characterized in that said differentially connected pairs (200-206) are in turn connected in pairs (200,204 and 202,206, respectively) for receiving

one of said auxiliary clock signals on the control input of the first controlled switch of one of the two differentially connected pairs forming such a last mentioned pair (200,204 and 202,206, respectively), and on the control input of the second controlled switch of the other differentially connected pair, and

another one of said auxiliary clock signals on the control input of the second controlled switch of said one

pair, and on the control input of the first controlled switch of said other pair.

5 6. A system according to claim 4, characterized in that each of said differentially connected pairs is connected for receiving the two auxiliary clock signals of a respective pair of said auxiliary clock signals alternately on its first and second control inputs.

10 7. A system according to any of claims 4-6, characterized in that said current path means comprise a respective current path for each of said differentially connected pairs, said current source means comprise a respective controllable current source (212-218) in each current path, and said control means comprise respective control inputs of said controllable current sources.

15 8. A system according to any of claims 4-6, characterized in that said current path means comprise a respective first current path (220-226) for each of said differentially connected pairs and a second current path (228) common to all differentially connected pairs between said first current paths and said voltage source means, said current source means comprise a common current source (230) in said second current path, and said control means comprise a respective controllable switching means (232-238) with a respective control input in each of said first current paths.

25 9. A system according to claim 1, characterized in that said controllable switching means comprise a number of sets of at least one differentially connected pair each (200,202,204,206) of first and second controlled switches, said pairs being located between voltage source means (VEE) and a common differential output having first and second terminals (208,210) for forming said common output for said signal with the desired phase, said first and second controlled switches of each pair having respective outputs connected to said first and second terminals, respectively,

30 said sets of pairs being further connected to said voltage source means (VEE) via a number of digitally controllable current sources ( $212_{1...n}$ - $218_{1...n}$ ) having control inputs connected to logic circuitry (250-262) having as an input said control signal ( $I_{int2}$ ) with a variabel

amplitude and sign, and

said controlled switches having control inputs connected for receiving said auxiliary clock signals.

10. A system according to claim 9, characterized in that  
5 said differentially connected pairs (200-206) are in turn connected in pairs (200,204 and 202,206, respectively) for receiving

one of said auxiliary clock signals on the control input of the first controlled switch of one of the two  
10 differentially connected pairs forming such a last mentioned pair (200,204 and 202,206, respectively), and on the control input of the second controlled switch of the other differentially connected pair, and

another one of said auxiliary clock signals on the  
15 control input of the second controlled switch of said one pair, and on the control input of the first controlled switch of said other pair.

11. A system according to claim 9, characterized in that  
20 each of said differentially connected pairs is connected for receiving the two auxiliary clock signals of a respective pair of said auxiliary clock signals alternately on its first and second control inputs.

12. A system according to any of claims 9-11,  
25 characterized in that each set comprises a single differentially connected pair of first and second controlled switches connected via at least two of said digitally controllable current sources ( $212_{1...n}$ - $218_{1...n}$ ) in parallel to said voltage source means (VEE).

13. A system according to any of claims 9-11,  
30 characterized in that each set comprises more than one of said differentially connected pairs of first and second controlled switches.

14. A method for clock recovery of a digital data signal,  
35 wherein a number of mutually phase shifted auxiliary clock signals are used to create a recovered clock signal for the data signal based upon the result of detection of a phase position error, if any, between the data signal and its recovered clock signal, characterized in that, if the phase position error is different from zero and the phase position

of the recovered clock signal is situated between the phase positions of two auxiliary clock signals, these two auxiliary clock signals are mixed with each other for forming an adjusted recovered clock signal with the same phase position as the data signal.

5 15. A method according to claim 14, characterized in that the mixing is carried through while adjusting the relative amplitude of the two auxiliary clock signals.

10 16. A method according to claim 14 or 15, characterized in that said result of detection of the phase position error is generated in the form of an error signal with an amplitude being a measure of the amplitude of the phase position error, and a sign indicating the direction for adjusting the phase position of the recovered clock signal, said amplitude and  
15 said sign being used as control parameters for the adjustment.

17. A method according to claim 16, characterized in that said control parameters are used for choosing the two auxiliary clock signals to be mixed, the amplitude parameter  
20 also being used for controlling a change of the amplitude of one of the auxiliary clock signals.

18. A system for clock recovery of a digital data signal including a phase detector (2) for receiving the data signal (4) and transmitting the same (6) after clock recovery, a  
25 phase correcting device (8) for creating and emitting, by means of a number of mutually phase shifted auxiliary signals derived from an incoming clock signal ( $CK_{in}$ ), a recovered clock signal ( $CK_{ut}$ ) for the data signal, said recovered clock signal being fed to the phase detector (2) for detecting a  
30 phase position error, if any, between the data signal and its recovered clock signal and transmitting information ( $I_{int2}$ ) with respect to this to the phase correcting device (8), characterized in that the phase correction device (8) includes a phase variation circuit (16) for mixing, if the  
35 phase position error is different from zero and the phase position of the recovered clock signal is situated between the phase position for two auxiliary clock signals, these two auxiliary clock signals with each other for forming an adjusted recovered clock signal having the same phase

position as the data signal.

19. A system according to claim 18, characterized in that the phase variation circuit (16) includes

a number of controllable switching means (38-44) for  
5 receiving on auxiliary clock signal inputs said auxiliary  
clock signals and connected to a common output, on which the  
recovered clock signal ( $CK_{ut}$ ) with the shifted phase is  
obtained,

a selector circuit (46) with control outputs (48-54)  
10 connected for controlling the let through of the switch means  
(38-44) of their respective auxiliary clock signal, and with  
activating means (58,66,56) for continuously following the  
magnitude and sign of the control signal and guided thereby  
chose and activate a number of the control outputs (48-54).

20. A system according to claim 19, characterized in that  
15 the detector circuit (2) creates and transmits the phase  
position information in the form of an analog signal ( $I_{int2}$ ),  
the amplitude of which is a measure of the magnitude of the  
phase error, and the sign of which indicates the direction of  
20 the phase error, and

the activating means include an analog control network  
(56) and an analog selector (66), which both are connected  
for receiving the analog signal, the control network  
controlling the selector (66) to entirely open, via one of  
25 the two chosen control outputs, the corresponding switching  
means for letting through of the auxiliary clock signal  
thereof without amplitude decrease, and to connect, via the  
other chosen control output, the analog signal with correct  
sign to the corresponding switching means for letting through  
30 the auxiliary clock signal thereof with an amplitude decrease  
determined by the amplitude of the control signal.

21. A system according to claim 20, characterized by  
inverting means (62) for inverting the control signal, an  
analog switch (58) having a first input for receiving the  
35 control signal, a second input for receiving the inverted  
value of the control signal from said inverting means, and an  
output connected to the input of said analog selector (66),  
said control network (56) controlling the choice of either of  
said first and second inputs of said analog switch (58) for

determination of sign of an output signal appearing on said output thereof.

22. A system according to any of claims 18-21, characterized in that said controllable switching means  
5 comprise a number of differentially connected pairs (200,202,204,206) of first and second controlled switches, said pairs being located between voltage source means (VEE) and a common differential output having first and second terminals (208,210) for forming said common output for  
10 said signal with the desired phase, said first and second controlled switches of each pair having respective outputs connected to said first and second terminals, respectively, said pairs being further connected to said voltage source means (VEE) via current path means containing current source  
15 means and control means connected to said control outputs (48-54) for controlling the current flow to said pairs, said controlled switches having control inputs connected for receiving said auxiliary clock signals.

23. A system according to claim 22, characterized in that  
20 said differentially connected pairs (200-206) are in turn connected in pairs (200,204 and 202,206, respectively) for receiving

one of said auxiliary clock signals on the control input of the first controlled switch of one of the two  
25 differentially connected pairs forming such a last mentioned pair (200,204 and 202,206, respectively), and on the control input of the second controlled switch of the other differentially connected pair, and

another one of said auxiliary clock signals on the  
30 control input of the second controlled switch of said one pair, and on the control input of the first controlled switch of said other pair.

24. A system according to claim 22, characterized in that  
35 each of said differentially connected pairs is connected for receiving the two auxiliary clock signals of a respective pair of said auxiliary clock signals alternately on its first and second control inputs.

25. A system according to any of claims 22-24, characterized in that said current path means comprise a

respective current path for each of said differentially connected pairs, said current source means comprise a respective controllable current source (212-218) in each current path, and said control means comprise respective control inputs of said controllable current sources.

26. A system according to any of claims 22-24, characterized in that said current path means comprise a respective first current path (220-226) for each of said differentially connected pairs and a second current path (228) common to all differentially connected pairs between said first current paths and said voltage source means, said current source means comprise a common current source (230) in said second current path, and said control means comprise a respective controllable switching means (232-238) with a respective control input in each of said first current paths.

27. A system according to claim 19, characterized in that said controllable switching means comprise a number of sets of at least one differentially connected pair each (200,202,204,206) of first and second controlled switches, said pairs being located between voltage source means (VEE) and a common differential output having first and second terminals (208,210) for forming said common output for said signal with the desired phase, said first and second controlled switches of each pair having respective outputs connected to said first and second terminals, respectively, said sets of pairs being further connected to said voltage source means (VEE) via a number of digitally controllable current sources ( $212_{1...n}$ - $218_{1...n}$ ) having control inputs connected to logic circuitry (250-262) having as an input said control signal ( $I_{int2}$ ) with a variable amplitude and sign, and

said controlled switches having control inputs connected for receiving said auxiliary clock signals.

28. A system according to claim 27, characterized in that said differentially connected pairs (200-206) are in turn connected in pairs (200,204 and 202,206, respectively) for receiving

one of said auxiliary clock signals on the control input of the first controlled switch of one of the two

differentially connected pairs forming such a last mentioned pair (200,204 and 202,206, respectively), and on the control input of the second controlled switch of the other differentially connected pair, and

5 another one of said auxiliary clock signals on the control input of the second controlled switch of said one pair, and on the control input of the first controlled switch of said other pair.

29. A system according to claim 27, characterized in that  
10 each of said differentially connected pairs is connected for receiving the two auxiliary clock signals of a respective pair of said auxiliary clock signals alternately on its first and second control inputs.

30. A system according to any of claims 27-29,  
15 characterized in that each set comprises a single differentially connected pair of first and second controlled switches connected via at least two of said digitally controllable current sources ( $212_{1\dots n}$ - $218_{1\dots n}$ ) in parallel to said voltage source means (VEE).

31. A system according to any of claims 27-30,  
20 characterized in that each set comprises more than one of said differentially connected pairs of first and second controlled switches.

32. A system for shifting the phase of a clock signal,  
25 including first means (22,24,30) for receiving said clock signal and providing a number of auxiliary clock signals phase shifted with respect to said clock signal and to each other, second means (46) for choosing two of the auxiliary clock signals between the phases of which a desired new phase  
30 of said clock signal is situated, and third means (38-46) for mixing the two chosen auxiliary clock signals with each other until a signal with said desired phase is obtained, characterized by

a number of controllable switching means (38-44) having  
35 auxiliary clock signal inputs for receiving said auxiliary clock signals, and a common output (18) on which said signal with the desired phase is obtained,

means for providing control signals to said switching means.

33. A system according to claims 32, characterized in that said controllable switching means comprise a number of differentially connected pairs (200,202,204,206) of first and second controlled switches,

5       said pairs being located between voltage source means (VEE) and a common differential output having first and second terminals (208,210) for forming said common output for said signal with the desired phase, said first and second controlled switches of each pair having respective outputs  
10       connected to said first and second terminals, respectively, said pairs being further connected to said voltage source means (VEE) via current path means containing current source means and control means connected to said control outputs (48-54) for controlling the current flow to said pairs,  
15       said controlled switches having control inputs connected for receiving said auxiliary clock signals.

34. A system according to claim 33, characterized in that said differentially connected pairs (200-206) are in turn connected in pairs (200,204 and 202,206, respectively) for  
20       receiving

      one of said auxiliary clock signals on the control input of the first controlled switch of one of the two differentially connected pairs forming such a last mentioned pair (200,204 and 202,206, respectively), and on the control  
25       input of the second controlled switch of the other differentially connected pair, and

      another one of said auxiliary clock signals on the control input of the second controlled switch of said one pair, and on the control input of the first controlled switch  
30       of said other pair.

35. A system according to claim 33, characterized in that each of said differentially connected pairs is connected for receiving the two auxiliary clock signals of a respective pair of said auxiliary clock signals alternately on its first  
35       and second control inputs.

36. A system according to claim 33, characterized in that said current path means comprise a respective current path for each of said differentially connected pairs, said current source means comprise a respective controllable current

source (212-218) in each current path, and said control means comprise respective control inputs of said controllable current sources.

5 37. A system according to claim 33, characterized in that said current path means comprise a respective first current path (220-226) for each of said differentially connected pairs and a second current path (228) common to all differentially connected pairs between said first current paths and said voltage source means, said current source  
10 means comprise a common current source (230) in said second current path, and said control means comprise a respective controllable switching means (232-238) with a respective control input in each of said first current paths.

15 38. A system according to claim 32, characterized in that said controllable switching means comprise a number of sets of at least one differentially connected pair each (200,202,204,206) of first and second controlled switches,

said pairs being located between voltage source means (VEE) and a common differential output having first and  
20 second terminals (208,210) for forming said common output for said signal with the desired phase, said first and second controlled switches of each pair having respective outputs connected to said first and second terminals, respectively,

said sets of pairs being further connected to said  
25 voltage source means (VEE) via a number of digitally controllable current sources ( $212_{1...n}$ - $218_{1...n}$ ) having control inputs connected to logic circuitry (250-262), and

said controlled switches having control inputs connected for receiving said auxiliary clock signals.

30 39. A system according to claim 38, characterized in that said differentially connected pairs (200-206) are in turn connected in pairs (200,204 and 202,206, respectively) for receiving

one of said auxiliary clock signals on the control input  
35 of the first controlled switch of one of the two differentially connected pairs forming such a last mentioned pair (200,204 and 202,206, respectively), and on the control input of the second controlled switch of the other differentially connected pair, and

another one of said auxiliary clock signals on the control input of the second controlled switch of said one pair, and on the control input of the first controlled switch of said other pair.

5       40. A system according to claim 38, characterized in that each of said differentially connected pairs is connected for receiving the two auxiliary clock signals of a respective pair of said auxiliary clock signals alternately on its first and second control inputs.

10       41. A system according to claim 38, characterized in that each set comprises a single differentially connected pair of first and second controlled switches connected via at least two of said digitally controllable current sources ( $212_{1...n}$ - $218_{1...n}$ ) in parallel to said voltage source means (VEE).

15       42. A system according to claim 38, characterized in that each set comprises more than one of said differentially connected pairs of first and second controlled switches.

Fig. 1




Fig. 2




Fig. 3






Fig. 7




Fig. 10




Fig. 8




Fig. 9




Fig. 11




Fig. 12






Fig.15




Fig.16




Fig.17




Fig.18




Fig.19




Fig.20





Fig.21



## INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 92/00809

## A. CLASSIFICATION OF SUBJECT MATTER

IPC5: H03L 7/06, H04L 7/033, H03K 5/135  
According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC5: H03K, H03L, H04L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US, A, 3621406 (THOMAS O. PAINE), 16 November 1971 (16.11.71), column 2, line 3 - column 3, line 7, figure 1 --	32
A	US, A, 4829257 (J. CARL COOPER), 9 May 1989 (09.05.89), column 2, line 28 - line 32; column 4, line 6 - column 6, line 51, figures 1B,4,6,7 --	1,2,32
A	US, A, 4808936 (JAMES S. LAMB), 28 February 1989 (28.02.89), column 3, line 16 - line 44; column 4, line 28 - line 62, figures 1,3 --	1,2,32

Further documents are listed in the continuation of Box C.       See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document but published on or after the international filing date	"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search	Date of mailing of the international search report
11 March 1993	23 -03- 1993
Name and mailing address of the ISA/ Swedish Patent Office Box 5055, S-102 42 STOCKHOLM Facsimile No. +46 8 666 02 86	Authorized officer Göran Magnusson Telephone No. +46 8 782 25 00

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 92/00809

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US, A, 4955040 (IMRE SARKOEZI), 4 Sept 1990 (04.09.90), column 3, line 22 - line 60, figures 1, 2, Cited in the application  -----  -----	1-42

**INTERNATIONAL SEARCH REPORT**  
Information on patent family members

29/01/93

International application No.  
PCT/SE 92/00809

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A- 3621406	16/11/71	DE-A- 2060147 FR-A- 2073120 GB-A- 1285280 US-A- 3651487	16/06/71 24/09/71 16/08/72 21/03/72
US-A- 4829257	09/05/89	US-A- 4868428 US-A- 5097218	19/09/89 17/03/92
US-A- 4808936	28/02/89	EP-A- 0334493	27/09/89
US-A- 4955040	04/09/90	AU-B- 586586 AU-A- 2441588 CA-A- 1292288 DE-A- 3871717 EP-A,B- 0313953 SE-T3- 0313953	13/07/89 27/04/89 19/11/91 09/07/92 03/05/89